
ML66517 Family User’s Manual
Contents
Contents – 8
Chapter 14 Peripheral Functions
14.1 Overview ...................................................................................................................................................14-1
14.2 Description of Clock Out Function ...........................................................................................................14-1
14.3 Peripheral Control Register (PRPHCON) .................................................................................................14-1
Chapter 15 External Interrupt Functions
15.1 Overview ...................................................................................................................................................15-1
15.2 External Interrupt Registers.......................................................................................................................15-1
15.2.1 Description of External Interrupt Registers .........................................................................................15-2
(1)
External interrupt control register 0 (EXI0CON)...........................................................................15-2
(2)
External interrupt control register 1 (EXI1CON)...........................................................................15-3
(3)
External interrupt control register 2 (EXI2CON)...........................................................................15-4
15.2.2 Example of External Interrupt-related Register Settings .......................................................................15-5
15.3 EXINT0 to EXINT3 Interrupts .................................................................................................................15-6
Chapter 16 Interrupt Processing Functions
16.1 Overview ...................................................................................................................................................16-1
16.2 Interrupt Function Registers......................................................................................................................16-2
16.3 Description of Interrupt Processing...........................................................................................................16-3
16.3.1 Non-Maskable Interrupt (NMI) ...........................................................................................................16-3
16.3.2 Maskable Interrupts .............................................................................................................................16-5
(1)
Interrupt request registers (IRQ0 to IRQ4) ....................................................................................16-5
(2)
Interrupt enable registers (IE0 to IE4) ...........................................................................................16-5
(3)
Master interrupt enable flag (MIE) ................................................................................................16-5
(4)
Master interrupt priority flag (MIPF).............................................................................................16-5
(5)
Interrupt priority control registers (IP0, IP2 to IP9).......................................................................16-5
16.3.3 Priority Control of Maskable Interrupts ..............................................................................................16-9
16.4 IRQ, IE and IP Register Configurations for Each Interrupt ....................................................................16-11
16.4.1 Interrupt Request Registers (IRQ0 to IRQ4) .....................................................................................16-11
(1)
Interrupt request register 0 (IRQ0)...............................................................................................16-11
(2)
Interrupt request register 1 (IRQ1)...............................................................................................16-12
(3)
Interrupt request register 2 (IRQ2)...............................................................................................16-13
(4)
Interrupt request register 3 (IRQ3)...............................................................................................16-14
(5)
Interrupt request register 4 (IRQ4)...............................................................................................16-15
16.4.2 Interrupt Enable Registers (IE0 to IE4) .............................................................................................16-16
(1)
Interrupt enable register 0 (IE0)...................................................................................................16-16
(2)
Interrupt enable register 1 (IE1)...................................................................................................16-17
(3)
Interrupt enable register 2 (IE2)...................................................................................................16-18
(4)
Interrupt enable register 3 (IE3)...................................................................................................16-19
(5)
Interrupt enable register 4 (IE4)...................................................................................................16-20
16.4.3 Interrupt Priority Control Registers (IP0, IP2 to IP9)........................................................................16-21
(1)
Interrupt priority control register 0 (IP0) .....................................................................................16-21
(2)
Interrupt priority control register 2 (IP2) .....................................................................................16-22
(3)
Interrupt priority control register 3 (IP3) .....................................................................................16-23
(4)
Interrupt priority control register 4 (IP4) .....................................................................................16-24
(5)
Interrupt priority control register 5 (IP5) .....................................................................................16-25
(6)
Interrupt priority control register 6 (IP6) .....................................................................................16-26
(7)
Interrupt priority control register 7 (IP7) .....................................................................................16-27
(8)
Interrupt priority control register 8 (IP8) .....................................................................................16-28
(9)
Interrupt priority control register 9 (IP9) .....................................................................................16-29