
FlexRay Module (FLEXRAYV2)
MFR4300 Data Sheet, Rev. 1
Freescale Semiconductor
87
This register indicates the lowest numbered receive message buffer and the lowest numbered transmit
message buffer that have their interrupt status flag MBIF and interrupt enable MBIE bits asserted. This
means that message buffers with lower message buffer numbers have higher priority.
3.3.2.17
Channel A Status Error Counter Register (CASERCR)
This register provides the channel status error counter for channel A. The protocol engine generates a slot
status vector for each static slot, each dynamic slot, the symbol window, and the NIT. The slot status vector
contains the four protocol related error indicator bits
vSS!SyntaxError, vSS!ContentError, vSS!BViolation
,
and
vSS!TxConflict
. The FlexRay module increments the counter by 1 if, for a slot or segment, at least one
error indicator bit is set to ‘1’. The counter wraps around after it has reached the maximum value. For more
information on slot status monitoring, see
Section 3.4.18, “Slot Status Monitoring
”.
3.3.2.18
Channel B Status Error Counter Register (CBSERCR)
Table 3-22. MBIVEC Field Descriptions
Field
Description
14-8
TBIVEC
Transmit Buffer Interrupt Vector
— This field provides the number of the lowest numbered enabled transmit
message buffer that has its interrupt status flag MBIF and its interrupt enable bit MBIE set. If there is no transmit
message buffer with the interrupt status flag MBIF and the interrupt enable MBIE bits asserted, the value in this
field is set to 0.
Receive Buffer Interrupt Vector
— This field provides the message buffer number of the lowest numbered
receive message buffer which has its interrupt flag MBIF and its interrupt enable bit MBIE asserted. If there is
no receive message buffer with the interrupt status flag MBIF and the interrupt enable MBIE bits asserted, the
value in this field is set to 0.
6-0
RBIVEC
0x0024
A
dditional Reset: RUN Command
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
W
STATUS_ERR_CNT
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 3-16. Channel A Status Error Counter Register (CASERCR)
Table 3-23. CASERCR Field Descriptions
Field
Description
15–0
STATUS_ERR_CNT
Channel Status Error Counter
— This field provides the current value channel status error counter. The
counter value is updated within the first macrotick of the following slot or segment.
0x0026
Additional Reset: RUN Command
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
W
STATUS_ERR_CNT
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 3-17. Channel B Status Error Counter Register (CBSERCR)