參數(shù)資料
型號(hào)： MC68HC16Z1VEH16
廠商： Freescale Semiconductor
文件頁數(shù)： 31/56頁
文件大?。?/td> 0K
描述： IC MCU 16BIT 1K FLASH 132-PQFP
標(biāo)準(zhǔn)包裝： 36
系列： HC16
核心處理器： CPU16
芯體尺寸： 16-位
速度： 16MHz
連通性： EBI/EMI，SCI，SPI
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 16
程序存儲(chǔ)器類型： ROMless
RAM 容量： 1K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 105°C
封裝/外殼： 132-BQFP 緩沖式
包裝： 托盤
B. BYTE — This field determines whether to assert the chip-select signal for an upper-byte ac-
cess, lower-byte access, both, or neither. When two 8-bit memories are used to make up one
16-bit port, the associated chip-select circuits are programmed identically except for BYTE
field values — select upper byte for one and lower byte for the other.
C. R/W — This field specifies whether to assert the chip-select signal during a read cycle, a write
cycle, or both. When the chip-select circuit is used to generate an IACK signal or to provide an
autovector, this field must be set to “read” or “read/write”.
D. STRB — This field specifies whether chip-select assertion is synchronous with AS or DS. If a
chip-select circuit is used to generate an IACK signal or to provide an autovector, this field
should be set to “AS”.
E. DSACK — This field either specifies the number of wait states to insert before the chip-select
circuit asserts DSACK and terminates the bus cycle, or it specifies that the external device
must provide the DSACK signal by driving the external DSACK pins. Assertion of the external
DSACK pins will terminate a bus cycle even if the DSACK field is programmed for a certain
number of wait states. If a chip-select circuit is used to provide an autovector, fast termination
is automatically selected, and the DSACK field is not used. For more information on how to
determine the number of wait states needed, see 2.9.1 Using Chip-Selects to Generate
F. SPACE — This field indicates the address space of the access. To access memory, select
supervisor or supervisor/user space. For IACK cycles, select CPU space.
G. IPL — If the chip-select circuit is used to provide an IACK signal or AVEC, the IPL field indi-
cates the interrupt priority level selected.
H. AVEC — This field determines whether a chip-select circuit generates an autovector in re-
sponse to an IACK initiated by the assertion of an IRQ pin. For normal bus cycles, this field is
not used. If a chip-select circuit is to be used to generate an IACK signal, program this field to
zero to disable autovector generation. If a chip-select is to be used to generate an autovector,
program this field to one.
4.2.9 General-Purpose I/O Ports
Certain SIM pins can be configured as general-purpose I/O ports when not used for other purposes.
Port E pins share function with bus-control signals, port F pins share function with interrupt request sig-
nals, and port C (output only) pins share functions with chip-select signals. The ports are controlled by
pin assignment registers (CSPAR, PEPAR, and PFPAR) and data direction registers (DDRE and
DDRF). Pin assignment registers determine whether a pin is used for general-purpose I/O or for another
function. Data direction registers determine whether an I/O pin is an input or an output. Data is written
to and read from the port data registers (PORTC, PORTE and PORTF).
1. Assign port pins by writing to pin assignment registers.
2. Program the data direction registers to assign input or output function to port pins.
3. Use the Port data registers to read/write data.
4.2.10 Example of SIM Initialization
This example assumes that three other files, equates.asm, init_res.asm and init_int.asm, exist. The file
equates.asm defines labels for the internal registers. The file init_res.asm initializes the reset vector. It
contains the code shown in 4.1.3.1 Initializing the Reset Vector. The file init_int.asm initializes the
interrupt vectors. It contains the code shown in 4.1.3.2 Initializing Exception Vectors Other Than Re-
set. This file is not necessary for debugging, but should be included in final application code. This ex-
ample can be assembled with the IASM16 assembler available from P&E Microcomputer Systems. This
example is in the file “init_res.asm” in the archive “sim_init” on the Freeware Data System.
This example initializes chip selects 0, 1, and 2 to select two 8-bit external RAMs. The RAMs are
mapped at address $30000. It also initializes the periodic interrupt timer to time out every one second.
INCLUDE 'equates.asm'
;include register equates
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC705B16NCFN IC MCU 2.1MHZ 15K OTP 52-PLCC
MC68HC705C9ACFB IC MCU 16K 2.1MHZ OTP 44-QFP
MC68HC705JP7CDW IC MCU 8BIT 28-SOIC
MC68HC705KJ1CP IC MCU 4MHZ 1.2K OTP 16-DIP
MC68HC705P6ACP IC MCU 2.1MHZ 4.5K OTP 28-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC16Z1VEH16 制造商:Freescale Semiconductor 功能描述:Microcontroller
MC68HC16Z1VFC16 制造商:Rochester Electronics LLC 功能描述:16 BIT MCU, 1K RAM - Bulk
MC68HC16Z3BCFC16 制造商:Rochester Electronics LLC 功能描述:
MC68HC16Z3BCPV16 制造商:Rochester Electronics LLC 功能描述:16BIT MCU, 4KRAM, 8KROM - Bulk
MC68HC16Z3BCPV25 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*