參數(shù)資料
型號(hào)： MAX9850ETI
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 消費(fèi)家電
英文描述： Stereo Audio DAC with DirectDrive Headphone Amplifier
中文描述： SPECIALTY CONSUMER CIRCUIT, QCC28
封裝： 5 X 5 MM, 0.80 MM PITCH, MO-220WHHD-1, TQFN-28
文件頁(yè)數(shù)： 25/36頁(yè)
文件大小： 956K
代理商： MAX9850ETI
General-Purpose Register
GPIO Output Mode Control (GM(1:0))
00 = GPIO outputs low.
01 = GPIO is high impedance.
10 = GPIO outputs low and the ALERT output pulse
function is enabled.
11 = GPIO is high impedance and the ALERT output
pulse function is enabled.
GM(1:0) programs the GPIO output state and enables
or disables the ALERT output pulse function. The open-
drain GPIO output can be programmed to output static
high or a low. GPIO can also be programmed to pulse
to the opposite output level than the programmed out-
put state when an alert occurs. An alert occurs when
ALERT sets to 1 in the status A register. GM(1:0) has no
function when GPIO is configured as an input.
GPIO Direction (GPD)
1 = Configure GPIO as an open-drain output.
0 = Configure GPIO as an input.
The state of GPD determines whether GPIO is an input
or an output.
Debounce Delay Control (DBDEL(1:0))
00 = HPS debounce delay disabled.
01 = HPS debounce delay is a nominal 200ms.
10 = HPS debounce delay is a nominal 400ms.
11 = HPS debounce delay is a nominal 800ms.
DBDEL(1:0) controls the length of HPS debounce time.
The debounce time is derived from the charge-pump
clock.
Mono Mode Enable (MONO)
1 = Enable mono mode.
0 = Disable mono mode, headphone outputs in stereo
mode.
Set MONO = 1 to force the headphone outputs to mono
mode. The stereo input signal is summed to one chan-
nel. The summed signal is output on the left headphone
output (HPL).
Zero-Detect Enable (ZDEN)
1 = Enables the zero-detect function.
0 = Disables the zero-detect function.
Volume changes, headphone output muting, and enter-
ing/exiting shutdown occur only on the zero crossing of
the audio signal when ZDEN = 1. For optimum perfor-
mance, set SR(1:0) to 01.
Interrupt Enable Register
Table 15. Interrupt Enable (0x4)
Read/Write, Bit Descriptions
Note:
Any of the below interrupts can be configured to
trigger a hardware interrupt through GPIO. Program
GPD and GM(1:0) in the general-purpose register to
enable the ALERT output pulse function.
SGPIO Interrupt Enable (ISGPIO)
1 = A state change on SGPIO, when GPIO is an input,
will cause ALERT to set to 1.
0 = A state change on SGPIO, when GPIO is an input,
will not cause ALERT to set.
ISGPIO = 1 configures the MAX9850 to set ALERT = 1
when SGPIO changes state. The interrupt may only be
enabled when GPIO is an input.
PLL Lock Interrupt Enable (ILCK)
1 = A state change on LCK will cause ALERT to set to 1.
0 = A state change on LCK will not cause ALERT to set.
ILCK = 1 configures the MAX9850 to set ALERT = 1
when the DAC’s internal PLL loses or achieves frequen-
cy lock with LRCLK. Program GM(1:0), while GPD = 1,
to configure GPIO as a hardware interrupt to alert a μC
when LCK changes state.
SHPS Interrupt Enable (ISHPS)
1 = A state change on SHPS will cause ALERT to set to 1.
0 = A state change on SHPS will not cause ALERT to set.
ISHPS = 1 configures the MAX9850 to set ALERT = 1
when SHPS changes state.
Volume at Minimum Interrupt Enable (IVMN)
1 = A state change on VMN will cause ALERT to set to 1.
0 = A state change on VMN will not cause ALERT to set.
IVMN = 1 configures the MAX9850 to set ALERT = 1
when the headphone amplifier is programmed to and
reaches its minimum output volume. Program GM(1:0),
while GPD = 1, to configure GPIO as a hardware interrupt
to alert a μC when the headphone output volume is pro-
grammed to and reaches its minimum volume.
M
Stereo Audio DAC with DirectDrive
Headphone Amplifier
______________________________________________________________________________________
25
Table 14. General Purpose (0x3)
Read/Write, Bit Descriptions
B7
GM(1:0)
B6
B5
GPD
B4
DBDEL(1:0)
B3
B2
B1
0
B0
MONO
ZDEN
B7
0
B6
B5
ILCK
B4
B3
IVMN
B2
0
B1
0
B0
IIOH
ISGPIO
ISHPS
相關(guān)PDF資料
PDF描述
MAX9995ETX-D Dual, SiGe, High-Linearity, 1700MHz to 2200MHz Downconversion Mixer with LO Buffer/Switch
MAX9995ETX-T Dual, SiGe, High-Linearity, 1700MHz to 2200MHz Downconversion Mixer with LO Buffer/Switch
MAX9995ETX-TD Dual, SiGe, High-Linearity, 1700MHz to 2200MHz Downconversion Mixer with LO Buffer/Switch
MAX9995ETX Dual, SiGe, High-Linearity, 1700MHz to 2200MHz Downconversion Mixer with LO Buffer/Switch
MAX9995 Hex 2-Input NOR Drivers 20-CDIP -55 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9850ETI+ 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Stereo Audio DAC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9850ETI+G47 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Stereo Audio DAC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9850ETI+T 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Stereo Audio DAC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9850ETI+TG47 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Stereo Audio DAC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9850ETI-T 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO DAC WITH DIRECTDRIVE HEADPHONE A - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*