
iv
7532/7536 Group User’s Manual
List of figures
CHAPTER 1 HARDWARE
Fig. 1 Pin configuration of M37536M4-XXXSP,M37536E8SP.................................................. 1-2
Fig. 2 Pin configuration of M37536RSS .....................................................................................1-3
Fig. 3 Functional block diagram...................................................................................................1-4
Fig. 4 Memory expansion plan.....................................................................................................1-6
Fig. 5 740 Family CPU register structure...................................................................................1-7
Fig. 6 Register push and pop at interrupt generation and subroutine call ...........................1-8
Fig. 7 Structure of CPU mode register.....................................................................................1-10
Fig. 8 Switching method of CPU mode register......................................................................1-10
Fig. 9 Memory map diagram ......................................................................................................1-11
Fig. 10 Memory map of special function register (SFR) ........................................................1-12
Fig. 11 Structure of pull-up control register .............................................................................1-13
Fig. 12 Structure of port P1P3 control register .......................................................................1-13
Fig. 13 Block diagram of ports (1) ............................................................................................1-15
Fig. 14 Block diagram of ports (2) ............................................................................................1-16
Fig. 15 Interrupt control...............................................................................................................1-18
Fig. 16 Structure of interrupt-related registers.........................................................................1-18
Fig. 17 Connection example when using key input interrupt and port P0 block diagram 1-19
Fig. 18 Structure of timer X mode register ..............................................................................1-20
Fig. 19 Timer count source setting register .............................................................................1-20
Fig. 20 Block diagram of timer X, timer 1 and timer 2..........................................................1-21
Fig. 21 Block diagram of UART serial I/O ...............................................................................1-22
Fig. 22 Operation of UART serial I/O function ........................................................................1-22
Fig. 23 Continuous transmission operation of UART serial I/O ............................................1-23
Fig. 24 USB mode block diagram .............................................................................................1-24
Fig. 25 USB transceiver block diagram ....................................................................................1-24
Fig. 26 Structure of serial I/O1-related registers (1) ..............................................................1-25
Fig. 27 Structure of serial I/O1-related registers (2) ..............................................................1-26
Fig. 28 Structure of serial I/O1-related registers (3) ..............................................................1-27
Fig. 29 Structure of serial I/O1-related registers (4) ..............................................................1-28
Fig. 30 Structure of serial I/O1-related registers (5) ..............................................................1-29
Fig. 31 Structure of serial I/O2 control registers.....................................................................1-31
Fig. 32 Block diagram of serial I/O2 .........................................................................................1-31
Fig. 33 Serial I/O2 timing (LSB first) ........................................................................................1-32
Fig. 34 Structure of A-D control register ..................................................................................1-33
Fig. 35 Structure of A-D conversion register ........................................................................... 1-33
Fig. 36 Block diagram of A-D converter ...................................................................................1-33
Fig. 37 Block diagram of watchdog timer.................................................................................1-34
Fig. 38 Structure of watchdog timer control register ..............................................................1-34
Fig. 39 Example of reset circuit.................................................................................................1-35
Fig. 40 Timing diagram at reset ................................................................................................1-35
Fig. 41 Internal status of microcomputer at reset ...................................................................1-36
Fig. 42 External circuit of ceramic resonator........................................................................... 1-37
Fig. 43 External clock input circuit ............................................................................................1-37
Fig. 44 Structure of MISRG........................................................................................................1-37
Fig. 45 Block diagram of system clock generating circuit (for ceramic resonator)............ 1-38
List of figures