
7721 Group User’s Manual
CE NT R AL PR OCE SSING UNIT (CPU)
2–20
2.4 Memory assignment
Fig. 2.4.2 SFR area’s memory map (1)
000000
16
000001
16
000002
16
000003
16
000004
16
000005
16
000006
16
000007
16
000008
16
000009
16
00000A
16
000010
16
000011
16
000012
16
000013
16
000014
16
000015
16
000016
16
000017
16
000018
16
000019
16
00001A
16
00001B
16
00001C
16
00001D
16
00001E
16
00001F
16
000020
16
000021
16
000022
16
000023
16
000024
16
000025
16
000026
16
000027
16
000028
16
000029
16
00002A
16
00002B
16
00002C
16
00002D
16
00002E
16
00002F
16
000030
16
000031
16
000032
16
000033
16
000034
16
000035
16
000036
16
000037
16
000038
16
000039
16
00003A
16
00003B
16
00003C
16
00003D
16
00003E
16
00003F
16
00000B
16
00000C
16
00000D
16
00000E
16
00000F
16
Address
000050
16
000051
16
000052
16
000053
16
000054
16
000055
16
000056
16
000057
16
000058
16
000059
16
00005A
16
00005B
16
00005C
16
00005D
16
00005E
16
00005F
16
000060
16
000061
16
000062
16
000063
16
000064
16
000065
16
000066
16
000067
16
000068
16
000069
16
00006A
16
00006B
16
00006C
16
00006D
16
00006E
16
00006F
16
000070
16
000071
16
000072
16
000073
16
000074
16
000075
16
000076
16
000077
16
000078
16
000079
16
00007A
16
00007B
16
00007C
16
00007D
16
00007E
16
00007F
16
Address
000040
16
000041
16
00004E
16
00004F
16
00004C
16
00004D
16
00004A
16
00004B
16
000048
16
000049
16
000046
16
000047
16
000044
16
000045
16
000042
16
000043
16
Port P8 direction register
Port P9 direction register
Port P10 register
Timer A1 register
Timer A4 register
Timer A2 register
Timer A3 register
Timer B0 register
Timer B1 register
Timer B2 register
Count start register
One-shot start register
Up-down register
Timer A0 register
Timer A0 mode register
Timer A1 mode register
Timer A2 mode register
Timer A3 mode register
Timer A4 mode register
Timer B0 mode register
Timer B1 mode register
Timer B2 mode register
Processor mode register 0
Processor mode register 1
Watchdog timer register
Watchdog timer frequency select register
Real-time output control register
A-D conversion interrupt control register
UART0 transmit interrupt control register
UART0 receive interrupt control register
UART1 transmit interrupt control register
UART1 receive interrupt control register
Timer A0 interrupt control register
Timer A1 interrupt control register
Timer A2 interrupt control register
Timer A3 interrupt control register
Timer A4 interrupt control register
Timer B0 interrupt control register
Timer B1 interrupt control register
Timer B2 interrupt control register
INT
0
interrupt control register
INT
1
interrupt control register
INT
2
interrupt control register
Port P4 register
Port P5 register
Port P4 direction register
Port P5 direction register
Port P6 register
Port P7 register
Port P6 direction register
Port P7 direction register
Port P8 register
Port P9 register
A-D control register
A-D sweep pin select register
A-D register 0
UART0 transmit/receive mode register
UART0 baud rate register (BRG0)
UART0 transmit/receive control register 0
UART0 transmit/receive control register 1
UART0 transmit buffer register
UART1 transmit/receive control register 0
UART1 transmit/receive control register 1
UART1 transmit/receive mode register
UART1 baud rate register (BRG1)
UART0 receive buffer register
UART1 transmit buffer register
UART1 receive buffer register
A-D register 1
A-D register 2
A-D register 3
A-D register 4
A-D register 5
A-D register 6
A-D register 7
Pulse output data register 0
Port P10 direction register
Pulse output data register 1
DRAM control register
Refresh timer
DMAC control register L
DMAC control register H
DMA0 interrupt control register
DMA1 interrupt control register
DMA2 interrupt control register
DMA3 interrupt control register