![](http://datasheet.mmic.net.cn/30000/M30855FHTGP_datasheet_2359399/M30855FHTGP_296.png)
Page 273
4
9
4
f
o
5
0
2
,
1
0
.
l
u
J
3
0
.
1
.
v
e
R
3
0
1
0
-
7
3
0
B
9
0
J
E
R
22. Intelligent I/O
)
T
5
8
/
C
2
3
M
,
5
8
/
C
2
3
M
(
p
u
o
r
G
5
8
/
C
2
3
M
Reception
Transmission
Arbitration
Special Interrupt
Check
Buffer
Register
Shift
Register
Start Bit
Generation Circuit
Bit Insert Circuit
SOF
Generation Circuit
Stop Bit
Generation Circuit
Transmit Latch
Transmit Data
Generation Circuit
Clock Wait
Control Circuit
Transmit
Register
Transmit
Buffer
Transmit
Register
Transmit
Buffer
Receive
Register
Receive
Buffer
Receive Data
Generation Circuit
Start Bit Check
Bit Insert Check
Stop Bit Check
G1RI Register
Receive
Register
Receive
Buffer
HDLC Data Receive
Interrupt Request
Transmit Interrupt
Request
Receive Interrupt
Request
Special
Communication
Interrupt Request
Comparator
(8bit)
Comparator
(8bit)
Comparator
(8bit)
Comparator
G1CMP0 Register
(8bit)
G1CMP0 Register
(8bit)
G1CMP0 Register
(8bit)
G1CMP3 Register
G1RB Register
G1TO Register
G1TB Register
(Transmit Buffer Register)
G1DR Register
(Receive Data Register)
G1TCRC
Register
G1RCRC
Register
Data
Selector
Data
Selector
Reception
10
11
ISCLK0
ISRxD0
ISTxD0
Comparator
G0CMP0 register
G0CMP3 Register
Buffer
Register
Shift
Register
Bit Insert Circuit
SOF
Generation Circuit
Transmit Latch
Transmit Data
Generation Circuit
G0TCRC
Register
Data
Selector
Clock Wait
Control Circuit
Transmit
Register
Transmit
Buffer
G0TO Register
Transmit
Register
Transmit
Buffer
G0RB Register
Receive
Register
Receive
Buffer
Receive Data
Generation Circuit
Bit Insert Check
G0RCRC
Register
G0RI Register
CCS1 and CCS0
Receive
Register
Receive
Buffer
Communication Unit 0
Communication Unit 1
HDLC Data Receive
Interrupt Request
HDLC Data
Transmit
Interrupt Request
Transmit Interrupt Request
SIO0TR(2)
G0TOR(2)
SIO0RR(2)
SRT0R(2)
G0RIR(2)
HDLC Data Transmit
Interrupt Request
Receive Interrupt
Request
Special
Communication
Interrupt Request
Transmission
G0DR Register
(Receive Data Register)
f2n
f8
01
f1
G0TB Register
(Transmit Buffer Register)
Data
Selector
TXSL
1
0
RXSL
1
0
CKDIR
1
0
Arbitration
ISCLK1
ISRxD1
CKDIR
1
0
f2n
f8
10
11
00
CCS3 and CCS2
f1
01
RXSL
1
0
TXSL
1
0
CKDIR : Bit in the GiMR Register (i=0,1)
TXSL, RXSL : Bits in the GiEMR Register
CCS1 and CCS0 : Bits in the CCS Register
Polarity
Inverse
Generated Clock in
the Channel i (i=1 to 3)
Transmit
Operation
Clock
Receive Operation Clock
Polarity
Inverse
ISTxD1
Special Interrupt
Check
Transmit
Operation
Clock
Receive
Operation
Clock
SIO1TR(2)
G1TOR(2)
G1RIR(2)
SIO1RR(2)
SRT1R(2)
NOTES:
1. Each register enters after the G1BCR0 register supplies the clock.
2. See Figure 11.14.
Figure 22.2 Intelligent I/O Communication Block Diagram