- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30775 > LV24010LP 1-BAND, AUDIO TUNER, QCC40 PDF資料下載
參數(shù)資料
| 型號(hào)： | LV24010LP |
| 元件分類： | 調(diào)諧器 |
| 英文描述： | 1-BAND, AUDIO TUNER, QCC40 |
| 封裝： | 5 X 5 MM, VQLP-40 |
| 文件頁(yè)數(shù)： | 7/18頁(yè) |
| 文件大?。?/td> | 445K |
| 代理商： | LV24010LP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
LV24010LP
No.A0466-15/18
Block 4, Register 06h - RDS_CTRL - RDS Control Register (Write-only)
7
6
5
4
3
2
1
0
RDS_EN_L
RDS_PM
RDSLRG
RDSITG_L
RDSBW1
RDSBW0
RDCNT_EN
RDCNT_RS
bit 7:
RDS_EN_L:
Enable RDS (active low).
0 = RDS is switched ON.
1 = RDS is switched OFF.
bit 6:
RDS_PM:
RDS PLL mute bit.
0 = RDS PLL is un-muted (normal operation mode).
1 = RDS PLL is muted (calibration mode).
bit 5:
RDSLRG:
RDS lock range.
0 = Normal lock range.
1 = Lock range
× 2.
bit 4:
RDSITG_L:
RDS integrator.
0 = Enable RDS integrator.
1 = Disable RDS integrator.
bit 3-2:
RDSBW[1:0]:
RDS Band Width Bits.
00 = RDS Bandwidth is 2.5 kHz.
01 = RDS Bandwidth is 3.5 kHz.
10 = RDS Bandwidth is 4.5 kHz.
11 = RDS Bandwidth is 5.5 kHz.
bit 1:
RDCNT_EN:
Enable RDS received bit counter.
0 = Disable RDS counter.
1 = Enable RDS counter (normal mode).
Note:
The RDS received bit counter should be enabled when RDS is enabled.
bit 0:
RDCNT_RS:
Reset RDS received bit counter.
0 = Reset is switched OFF (normal mode).
1 = Reset is switched ON.
Note:
Generate RDS counter reset by making this bit high then low. This will flush the received RDS data FIFO.
Block 4, Register 07h - RDS_OSC - RDS PLL Oscillator Register (Write-only)
7
6
5
4
3
2
1
0
RDOSC[7:0]
bit 7-0:
RDOSC[7:0]:
DAC value for RDS PLL oscillator.
Note:
Positive DAC control (i.e. the frequency increases with the register’s value).
Block 4, Register 09h - RDS_INPS - RDS Input Setting Register (Write-only)
7
6
5
4
3
2
1
0
Reserved
RGAIN
RVREF
MPXDIV
EN_RNH
bit 7-4:
Reserved:
Must be programmed with 0000b.
bit 3:
RDS_PM:
RDS PLL mute bit.
0 = RDS PLL is un-muted (normal operation mode).
1 = RDS PLL is muted (calibration mode).
bit 5:
RGAIN:
Gain control.
0 = 11
×.
1 = 8
×.
bit 2:
RVREF:
Measure RDS Vref.
0 = Disable.
1 = Enable (test purpose only).
bit 1:
MPXDIV:
MPX input divider.
0 =1:3.
1 =1:1.
bit 0:
EN_RNH:
RDS notch.
0 = Disable.
1 = Enable.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LV24020LP | 1-BAND, AUDIO TUNER, QCC40 |
| LV24020LP | 1-BAND, AUDIO TUNER, QCC40 |
| LV24100LP | 2-BAND, AUDIO TUNER, QCC40 |
| LV24230LP | 1-BAND, AUDIO TUNER, QCC24 |
| LV24230LP | 1-BAND, AUDIO TUNER, QCC24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LV2401A | 制造商:KNOX 制造商全稱:KNOX 功能描述:VHF HYPERABRUPT TUNING DIODES |
| LV2402 | 制造商:KNOX 制造商全稱:KNOX 功能描述:VHF HYPERABRUPT TUNING DIODES |
| LV24020LP | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Ultra-compact FM tuner IC for mobile set |
| LV2402A | 制造商:KNOX 制造商全稱:KNOX 功能描述:VHF HYPERABRUPT TUNING DIODES |
| LV24030LP | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Bi-CMOS IC FM Tuner IC for Small Portable Equipment |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。