參數(shù)資料
型號(hào): LM2633MTDX/NOPB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類(lèi): 穩(wěn)壓器
英文描述: SWITCHING CONTROLLER, 275 kHz SWITCHING FREQ-MAX, PDSO48
封裝: TSSOP-48
文件頁(yè)數(shù): 32/40頁(yè)
文件大?。?/td> 1350K
代理商: LM2633MTDX/NOPB
Control Loop Design (Continued)
(61)
where V
fb3 is equal to the reference voltage connected to the
non-inverting input of the error amplifier and has a typical
value of 1.24V, and I
fb3 is the bias current drawn by the FB3
pin and has a typical value of 70 nA.
Example: The intended output voltage is 2.5V. Find the
appropriate R
2 value if R1 is chosen to be 10.0 k.
(62)
The G3 voltage cannot exceed 4V, and the G3 current
sourcing capability decreases with increasing G3 pin volt-
age. See the typical curves. It is suggested that the maxi-
mum output voltage does not exceed 3V when an NPN pass
transistor is used. If an N-channel FET is to be used, make
sure the FET can be fully turned on before G3 goes to 4V.
There are two factors to consider when selecting Q
1. First is
the DC current gain
β, second is power dissipation.
For a certain load current, the lower the
β value, the more
base current is necessary to maintain regulation. Since the
base current comes from VIN pin through internal linear
regulation, a large base current significantly increases power
consumption in the LM2633 and hurts light-load efficiency,
particularly when VIN is relatively high. Therefore a transistor
with a large
β value is preferred.
The maximum power consumption in Q
1 is:
P
loss =Iload_max (Vin2_max Vout3_min)
(63)
Example: The input voltage of the linear regulator is 3.3V
±5%, the maximum load current is 150 mA, and the output
voltage is 2.5V. Since Channel 3 of the LM2633 has a ±2%
tolerance over temperature, and the voltage divider contrib-
utes another ±1%, so the total output voltage tolerance is
±3%. See Equation (52) for the calculation of total tolerance
when a voltage divider is used.
P
loss = 150 mA x (3.3V x 1.05 2.5V x 0.97) = 156 mW
If the ambient temperature is 65C or less, a SOT-23 pack-
age should be able to handle this much power.
Since Channel 3 affects UVP, if it is not to be used, proper
termination of the pins should be made. One good way is to
tie FB3 to VLIN5, and tie OUT3 and G3 together and leave
them floating. See
The error amplifier of Channel 3 has a DC gain of 83 dB, and
a unity-gain bandwidth of 200 kHz. See the plots in
It is not easy to model the loop frequency response of an
NPN linear regulator. The best way is still to measure the
loop gain under different load conditions on bench. As a
reference point, for an LDO set at 2.5V that uses an
MMBT2222 as the pass transistor,a1F ceramic as the
output capacitor and at a 170 mA load, the bandwidth is
about 107 kHz, with a phase margin of 71 and a gain margin
of about 10 dB.
The higher the bandwidth, the less the output capacitance is
needed to handle the load transient. However, for most
applications, stability is the only concern.
PCB Layout Guidelines
It is extremely important to follow the guidelines below to
ensure a clean and stable operation.
1.
Use a four-layer PCB.
2.
Keep the FETs as close to the IC as possible.
3.
Keep the power components on the right side (pins 25
through 48) of the IC and low-power components on the
left side.
4.
Analog ground and power ground should be separate
planes and should be connected at a single point, pref-
erably at the PGNDx and GND pins and directly under-
neath the IC.
5.
The VDDx pin decoupling capacitor should be con-
nected to the power ground plane.
6.
Input ceramic capacitors should be placed very close to
the FETs and their connections to the drain of the top
FET and to the source of the bottom FET should be as
short as possible and should not go through power plane
or ground plane.
7.
HDRVx, SWx traces should be as close to each other as
possible to minimize noise emission. If these two traces
are longer than 2 centimeters, they should be fairly wide,
such as 50mil.
8.
Keep KSx trace as short as possible. Otherwise, use a
trace of 50mil or wider.
9.
ILIMx trace should be kept away from noisy nodes such
as the switch node.
10. It is preferable to have a shorter and wider FBx trace
than a longer and narrower one.
200008A8
FIGURE 20. When Ch.3 is Not in Use
20000895
FIGURE 21. V
FB3-to-VG3 Transfer Function (theoretical)
LM2633
www.national.com
38
相關(guān)PDF資料
PDF描述
LM2635MX/NOPB SWITCHING CONTROLLER, 350 kHz SWITCHING FREQ-MAX, PDSO20
LM26480QSQX-CF/NOPB 2.4 A SWITCHING REGULATOR, 2500 kHz SWITCHING FREQ-MAX, QCC24
LM26480QSQ-CF/NOPB 2.4 A SWITCHING REGULATOR, 2500 kHz SWITCHING FREQ-MAX, QCC24
LM26480SQ-BF/NOPB 2.4 A SWITCHING REGULATOR, 2400 kHz SWITCHING FREQ-MAX, QCC24
LM26480SQX-BF/NOPB 2.4 A SWITCHING REGULATOR, 2400 kHz SWITCHING FREQ-MAX, QCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM2635 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:5-Bit Programmable Synchronous Buck Regulator Controller
LM2635A WAF 制造商:Texas Instruments 功能描述:
LM2635M 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
LM2635M/NOPB 功能描述:IC REG SYNCH BUCK 5-BIT 20-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像,聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP(8x8) 包裝:管件
LM2635MX 功能描述:IC REG SYNCH BUCK 5-BIT 20-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像,聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP(8x8) 包裝:管件