參數(shù)資料
型號: LM2633MTDX/NOPB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 穩(wěn)壓器
英文描述: SWITCHING CONTROLLER, 275 kHz SWITCHING FREQ-MAX, PDSO48
封裝: TSSOP-48
文件頁數(shù): 21/40頁
文件大?。?/td> 1350K
代理商: LM2633MTDX/NOPB
Output Inductor Selection (Continued)
be a good idea to adjust the inductance value so that a
requirement of 3.2 capacitors can be reduced to 3 capaci-
tors.
Inductor ripple current is often the criterion for selecting an
output inductor. However, in the CPU core or GTL bus
application, it is usually of lower priority. That is partly be-
cause the stringent output ripple voltage requirement auto-
matically limits the inductor ripple current level. It is never-
theless a good idea to double check the ripple current. The
equation is:
(13)
where min(V
in_max, 17V) means the smaller of Vin_max and
17V.
What is more important is the ripple content, which is defined
by I
rip_max /Iload_max. Generally speaking, a ripple content of
less than 50% is ok. Too high a ripple content will cause too
much loss in the inductor.
Example: V
in_max = 21V, Vn = 1.6V, f = 250kHz, L = 1.7H.
If the maximum load current is 14A, then the ripple content is
4.3A / 14A = 30%.
When choosing the inductor, the saturation current should
be higher than the maximum peak inductor current. The
RMS current rating should be higher than the maximum load
current.
MOSFET Selection
Bottom FET Selection
During normal operations, the bottom FET is turned on and
off at almost zero voltage. So only conduction loss is present
in the bottom FET. The bottom FET power loss peaks at the
maximum input voltage and load current. The most important
parameter when choosing the bottom FET is the on resis-
tance. The less the on resistance, the less the power loss.
The equation for the maximum allowed on resistance at
room temperature for a given FET package, is:
(14)
where T
j_max is the maximum allowed junction temperature
in the FET, T
a_max is the maximum ambient temperature,
Rθja is the junction-to-ambient thermal resistance of the FET,
and TC is the temperature coefficient of the on resistance
which is typically 4000ppm/C.
If the calculated on resistance is smaller than the lowest
value available, multiple FETs can be used in parallel. If the
design criterion is to use the highest-R
ds FET, then the
R
ds_max of each FET can be increased due to reduced
current. In the case of two FETs in parallel, multiply the
calculated on resistance by 4 to obtain the on resistance for
each FET. In the case of three FETs, that number is 9. Since
efficiency is very important in a mobile PC, having the lowest
on resistance is usually more important than fully utilizing the
thermal capacity of the package. So it is probably better to
find the lowest-R
ds FET first, and then determine how many
are needed.
Example: T
j_max = 100C, Ta_max = 60C, R
θja = 60C/W,
V
in_max = 21V, Vn = 1.6V, and Iload_max = 10A.
If the lowest-on-resistance FET has a R
ds_max of 10m, then
two can be used in parallel. The temperature rise on each
FET will not go to T
j_max because each FET is now dissipat-
ing only half of the total power.
Alternatively, two 22m
FETs can be used in parallel, with
each FET reaching T
j_max. This may lower the FET cost, but
will double the bottom switch power loss.
Top FET Selection
The top FET has two types of power losses - the switching
loss and the conduction loss. The switching loss mainly
consists of the cross-over loss and the bottom diode reverse
recovery loss. It is rather difficult to estimate the switching
loss. A general starting point is to allot 60% of the top FET
thermal capacity to switching loss. The best way to find out is
still to test it on bench. The equation for calculating the on
resistance of the top FET is thus:
(15)
where T
j_max is the maximum allowed junction temperature
in the FET, T
a_max is the maximum ambient temperature,
Rθja is the junction-to-ambient thermal resistance of the FET,
and TC is the temperature coefficient of the on resistance
which is typically 4000ppm/C.
Example: T
j_max = 100C, Ta_max = 60, R
θja = 60C/W,
V
in_min = 14V, Vn = 1.6V, and Iload_max = 10A.
Since the switching loss usually increases with bigger FETs,
choosing a top FET with a much smaller on resistance
sometimes may not yield noticeable lower temperature rise
and better efficiency.
It is recommended that the peak value of the V
ds of the top
FET does not exceed 200 mV when the top FET conducts,
otherwise the COMPx pin voltage may reach its high clamp
value (2V) and cause loss of regulation.
LM2633
www.national.com
28
相關(guān)PDF資料
PDF描述
LM2635MX/NOPB SWITCHING CONTROLLER, 350 kHz SWITCHING FREQ-MAX, PDSO20
LM26480QSQX-CF/NOPB 2.4 A SWITCHING REGULATOR, 2500 kHz SWITCHING FREQ-MAX, QCC24
LM26480QSQ-CF/NOPB 2.4 A SWITCHING REGULATOR, 2500 kHz SWITCHING FREQ-MAX, QCC24
LM26480SQ-BF/NOPB 2.4 A SWITCHING REGULATOR, 2400 kHz SWITCHING FREQ-MAX, QCC24
LM26480SQX-BF/NOPB 2.4 A SWITCHING REGULATOR, 2400 kHz SWITCHING FREQ-MAX, QCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM2635 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5-Bit Programmable Synchronous Buck Regulator Controller
LM2635A WAF 制造商:Texas Instruments 功能描述:
LM2635M 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
LM2635M/NOPB 功能描述:IC REG SYNCH BUCK 5-BIT 20-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像,聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設(shè)備封裝:56-TQFN-EP(8x8) 包裝:管件
LM2635MX 功能描述:IC REG SYNCH BUCK 5-BIT 20-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像,聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設(shè)備封裝:56-TQFN-EP(8x8) 包裝:管件