- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97997 > LC72144M (SANYO SEMICONDUCTOR CO LTD) PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | LC72144M |
| 廠商： | SANYO SEMICONDUCTOR CO LTD |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| 封裝： | MFP-24 |
| 文件頁數(shù)： | 2/22頁 |
| 文件大小： | 307K |
| 代理商： | LC72144M |
Control Data Functions
No. 5377-10/22
LC72144M
No.
Control section/
Function
Related data
data
Programmable
divider data
P0 to P15,
DVS, SNS
Sub-charge
pump
control data
PDC0, PDC1
Reference
divider data
R0 to R3
(1)
(2)
(3)
UL0, UL1, DLC
Data that sets the programmable divider’s divisor. It is a binary value and P15 is the MSB. The LSB
differs depending on the DVS and SNS bits. (!: don’t care)
Note: When P4 is the LSB, P0 to P3 are ignored.
These bits select the signal input pin (FMIN or AMIN) for the programmable divider and switch the input
frequency range.
Note: See the “Programmable Divider Structure” item for details.
Data that controls the sub-change pump
Note: The sub-charge pump can form a high-speed lockup circuit when combined with the PD0 and
PD1 pins (the main charge pump).
See the item on the structure of the charge pump for details.
Data that selects the reference frequency (fref)
Note: 1. Cannot be used when the crystal oscillator frequency is 10.25 or 10.35 MHz.
Note: 2. Cannot be used when the crystal oscillator frequency is 10.25 MHz.
Note: 3. PLL inhibit (backup mode)
The programmable divider block is stopped and FMIN and AMIN are both pulled down to
ground. The charge pump output goes to the floating state.
DVS
SNS
LSB
Divisor setting (N)
1
!
P0
272 to 65535
0
1
P0
272 to 65535
0
P4
4 to 4095
DVS
SNS
Input port
Input frequency range (MHz)
1
!
FMIN
10 to 160
0
1
AMIN
2 to 40
0
AMIN
0.5 to 10
PDC1
PDC0
Sub-charge pump state
0
!
High impedance
1
0
Charge pump operates (when unlocked)
1
Charge pump operates (normal operation)
R3
R2
R1
R0
Reference frequency (kHz)
0
100*1
0
1
50
0
1
0
25
0
1
25
0
1
0
12.5
0
1
0
1
6.25
0
1
0
3.125
0
1
3.125
1
0
10
1
0
1
9*2
1
0
1
0
5
1
0
1
0
3*2
1
0
1
30*2
1
0
*3, PLL inhibited and crystal oscillator stopped
1
*3, PLL inhibited
Continued on next page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72151V | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO30 |
| LC7216M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| LCP-10G3A4EDR | FIBER OPTIC TRANSCEIVER, 840-860nm, 10312.5Mbps(Tx), 10312.5Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
| LCP-10G3A4EDRH | FIBER OPTIC TRANSCEIVER, 840-860nm, 10312.5Mbps(Tx), 10312.5Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
| LCP-10G3B4QDR | FIBER OPTIC TRANSCEIVER, 1260-1355nm, 10000Mbps(Tx), 10000Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72146 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72146M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72146MA-AH | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LC72146MHSQR-U-TRM-E | 制造商:Sony Semiconductor Solutions Division 功能描述: |
| LC72146V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。