- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3980 > KXPC8240LVV200E (Freescale Semiconductor)IC MPU INTEGRATED 250MHZ 352TBGA PDF資料下載
參數(shù)資料
| 型號： | KXPC8240LVV200E |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 42/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU INTEGRATED 250MHZ 352TBGA |
| 標(biāo)準(zhǔn)包裝： | 2 |
| 系列： | MPC82xx |
| 處理器類型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 200MHz |
| 電壓： | 2.5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 352-LBGA |
| 供應(yīng)商設(shè)備封裝： | 352-TBGA（35x35） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
MPC8240 Integrated Processor Hardware Specifications
47
Document Revision History
0.5
Removed references to GVDD = 2.5 V until characterization of the memory interface at this voltage has
been completed.
Corrected Figure 2 power supply ramp-up time to be before the 100 ms PLL relock time.
Table 3:
Deleted input leakage specification @ LVDD = 5.5 V.
Changed minimum ‘Input High Voltage for PCI only’ from 0.5*OVDodaoD to 0.65*OVDD and added
Note 6.
Changed condition on ‘Input Low Voltage,’ VIL, from ‘All inputs except OSC_IN’ to ‘All inputs except
PCI_SYNC_IN.’
Replaced minimum CVIH formula, 0.5*OVDD, with 2.4-V value.
Replaced maximum CVIL formula, 0.3*OVDD, with 0.4-V value.
Added Note 10 to Table 5.
Changed minimum memory bus frequency of operation from 25 to 33 MHz in Table 6 to coincide with
information shown in PLL_CFG Table 18.
Updated clock specifications in Table 7.
Updated input AC timing specifications in Table 8.
Updated output AC timing specifications in Table 9.
Replaced TBDs in Table 14 for specs 3, 5, and 6.
Table 17 renamed TEST3 (pin AF20) to TRIG_IN and renamed TEST4 (pin AC18) to TRIG_OUT; moved
both pins from Test/Configuration Signals group to Miscellaneous Signals group.
Added external pull-up resistor to LVDD recommendation for INTA signal in Table 17 and Section 1.7.5.
Added Note 19 to Table 17 about AVDD and LAVDD being internally connected; revised Section 1.7.1,
on filtering these pins.
Replaced HID1 column TBDs in Table 18 and deleted Note 1 resulting in renumbering notes throughout
Table 18.
Added Section 1.7.7, about PCI reference voltage.
Added note in Section 1.9, indicating ‘L=Standard Spec.’ part is only available in 200 MHz version of the
device. Changed ‘XPC’ to ‘MPC’ for consistency with other references in the document.
Table 19. Document Revision History (continued)
Revision
Number
Substantive Change(s)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMM43DREF | CONN EDGECARD 86POS .156 EYELET |
| IDT70V657S15BF | IC SRAM 1.125MBIT 15NS 208FBGA |
| KXPC823VR81B2T | IC MPU POWERQUICC 81MHZ 256-PBGA |
| HMM44DREN | CONN EDGECARD 88POS .156 EYELET |
| KMPC880VR80 | IC MPU POWERQUICC 80MHZ 357PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KXPC8240LZU200E | 制造商:Freescale Semiconductor 功能描述: |
| KXPC8240RVV250E | 功能描述:IC MPU INTEGRATED 250MHZ 352TBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC82xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| KXPC8250AZUPHBA | 制造商:Motorola Inc 功能描述: |
| KXPC8255CVVIFBC | 功能描述:微處理器 - MPU PQ 2 HIP 3 NO-PB RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KXPC8255CZUIFBC | 功能描述:微處理器 - MPU POWERQUICC II HIP3 REV C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。