參數(shù)資料
型號(hào): ISPPAC-CLK5510V-01TN48I
廠商: LATTICE SEMICONDUCTOR CORP
元件分類(lèi): 時(shí)鐘及定時(shí)
英文描述: LED Area Light; Forward Current:300mA; Operating Temperature Range:0 C to +50 C; LED Color:Red; Leaded Process Compatible:No; Light Emitting Area:80x80mm; Peak Reflow Compatible (260 C):No; Supply Current:250mA
中文描述: 5500 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
封裝: LEAD FREE, TQFP-48
文件頁(yè)數(shù): 14/43頁(yè)
文件大?。?/td> 867K
代理商: ISPPAC-CLK5510V-01TN48I
Lattice Semiconductor
ispClock5500 Family Data Sheet
14
Typical Performance Characteristics
Detailed Description
PLL Subsystem
The ispClock5500 provides an integrated phase-locked-loop (PLL) which may be used to generate output clock
signals at lower, higher, or the same frequency as a user-supplied input reference signal. The core functions of the
PLL are an edge-sensitive phase detector, a programmable loop
fi
lter, and a high-speed voltage-controlled oscilla-
tor (VCO). Additionally, a set of programmable input, output and feedback dividers (M, N, V[1..5]) is provided to
support the synthesis of different output frequencies.
Phase/Frequency Detector
The ispClock5500 provides an edge-sensitive phase/frequency detector (PFD), which means that the device will
function properly over a wide range of input clock reference duty cycles. It is only necessary that the input refer-
ence clock meet speci
fi
ed minimum HIGH and LOW times (t
CLOCKHI,
t
CLOCKLO
) for it to properly recognized by the
PFD. The PFD’s output is of a classical charge-pump type, outputting charge packets which are then integrated by
the PLL‘s loop
fi
lter.
A lock-detection feature is also associated with the PFD. When the ispClock5500 is in a LOCKED state, the LOCK
output pin goes LOW. The lock detector has two operating modes; phase lock mode and frequency lock mode. In
phase-lock mode, the LOCK signal is asserted if the phases of the reference and feedback signals match, whereas
in frequency-lock mode the LOCK signal is asserted when the frequencies of the feedback and reference signals
0
0.2
0.4
0.6
0.8
1
1.2
300
0
3
6
9
12
15
400
500
600
700
I
CCO
vs. Output Frequency
(LVCMOS 3.3V, Normalized to 320MHz)
I
CCD
vs. f
VCO
(Normalized to 640MHz)
Typical Skew Error vs. Setting
(Skew Mode = FINE, f
VCO
= 600MHz)
0
0.2
0.4
0.6
0.8
1
1.2
0
50
100
150
200
250
300
350
Output Frequency (MHz)
Skew Setting #
f
VCO
(MHz)
N
N
E
-100
-75
-50
-25
0
25
50
75
100
相關(guān)PDF資料
PDF描述
ISPPAC-CLK5610V-01T100I Linear Array Light; LED Color:Blue; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Supply Current:1.6A; Supply Voltage:24VDC; Wavelength:470nm
ISPCLOCK5600 In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5610V-01T100C In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5620V-01T100C LED Area Light; LED Color:Blue; Leaded Process Compatible:No; Light Emitting Area:80x80mm; Peak Reflow Compatible (260 C):No; Supply Current:250mA; Supply Voltage:24VDC; Wavelength:470nm
ISPPAC-CLK5620V-01T100I In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPPACCLK5510V-01TN48I 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5520V-01T100C 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 PROGRAMMABLE CLOCK GENERATOR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
ISPPACCLK5520V-01T100C 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5520V-01T100I 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 PROGRAMMABLE CLOCK GENERATOR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
ISPPACCLK5520V-01T100I 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer