- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384524 > ISL6271ACR-T (INTERSIL CORP) Integrated XScale Regulator PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6271ACR-T |
| 廠商： | INTERSIL CORP |
| 元件分類(lèi)： | 穩(wěn)壓器 |
| 英文描述： | Integrated XScale Regulator |
| 中文描述： | 0.8 A SWITCHING REGULATOR, PQCC20 |
| 封裝： | 4 X 4 MM, LEAD FREE, PLASTIC, MO-220-VGGD, QFN-20 |
| 文件頁(yè)數(shù)： | 8/16頁(yè) |
| 文件大?。?/td> | 588K |
| 代理商： | ISL6271ACR-T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
8
FN9171.1
Operational Description
Initialization
Upon application of input power to the ISL6271A, the power
good signal (PGOOD) will switch from low to high after four
conditions are met - (1) VCC exceeds the power on reset
“rising threshold”, (2) the EN pin is high and (3) the LDO
input voltage (LVCC) is greater than 1.6V, (4) All three
outputs are in regulation. Figure 16 illustrates this start-up
sequence. The outputs are powered on under a soft-start
regime with the core output voltage defaulting to 1.3V
(unless under VID control) and the LDOs at their fixed output
levels. Once the outputs are in regulation, the ISL6271A will
respond to a voltage change command via the I
2
C bus.
When under VID control (VIDEN = HI), the Vout will rise to a
value set by VID pins. The slew rate is always fixed by the
soft-start capacitor.
Core Regulator Output
The ISL6271A core regulator is a synchronous buck
regulator that employs an Intersil proprietary switch-mode
topology known as Synthetic Ripple Regulation (SRR). The
SRR architecture is a derivative of the conventional
hysteretic-mode regulator without the inherent noise
sensitivities and dependence on output capacitance ESR.
The topology achieves excellent transient response and high
efficiency over the entire operating load range. Output
voltage ripple is typically under 5mV in Continuous
Conduction Mode (CCM) and under 10mV in DCM (diode
emulation). The output core voltage is derived from the main
battery pack (typically a single cell Li-ion battery) and is
programmable in 50mV steps between 0.85 and 1.6V. The
output regulator set-point is controlled by an on-chip DAC
which receives its input either from the I
2
C bus or the VID
input pins (VID0-VID3). Table 1 identifies the VID code
states and corresponding output voltage. To minimize core
voltage over-shoot and under-shoot between code states,
the ISL6271A implements programmable, voltage slew rate
control via the I
2
C bus. The slew rate is a function of the data
in the slew rate control register and also the soft-start
capacitor; the slew rates in Table 2 assume a soft-start
capacitor value of 10nF. Once the regulator has initialized,
the IC can be placed in a low quiescent state by pulling low
the EN pin. The regulator ‘remembers’ the last programmed
voltage level and slew rate after each subsequent EN cycle,
and return to the previous set-point once EN is brought high.
TABLE 1. VOLTAGE-SET COMMAND BITS
I
2
C DATA BYTE OR VID PINS
NOMINAL
OUTPUT
MSB
D3
D2
D1
LSB
D0
X
X
X
X
0
0
0
0
0.850
X
X
X
X
0
0
0
1
0.900
X
X
X
X
0
0
1
0
0.950
X
X
X
X
0
0
1
1
1.000
X
X
X
X
0
1
0
0
1.050
X
X
X
X
0
1
0
1
1.100
X
X
X
X
0
1
1
0
1.150
X
X
X
X
0
1
1
1
1.200
X
X
X
X
1
0
0
0
1.250
X
X
X
X
1
0
0
1
1.300
X
X
X
X
1
0
1
0
1.350
X
X
X
X
1
0
1
1
1.400
X
X
X
X
1
1
0
0
1.450
X
X
X
X
1
1
0
1
1.500
X
X
X
X
1
1
1
0
1.550
X
X
X
X
1
1
1
1
1.600
FIGURE 16. SYSTEM TIMIMG DIAGRAM
VCC
BFLT#
EN
VOUT
PGOOD
1.3V
1.0V
VPLL, VSRAM
SYSTEM TIMING
2.8V TYP.
RISING POR
THRESHOLD
2.6V TYP.
FALLING POR
THRESHOLD
SOFT-START
SLEW RATE
I
2
C PROGRAMMABLE
SLEW RATE
Data transferred to the
reference DAC on the
rising edge of SCL
during the ACK bit
I2C, SCL
ISL6271A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6293 | Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SOIC -40 to 85 |
| ISL6293-2CR | Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SOIC -40 to 85 |
| ISL6293-2CR-T | Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-PDIP -40 to 85 |
| ISL6293-2CRZ | Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-PDIP -40 to 85 |
| ISL6293-2CRZ-T | Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SO -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6271ACRZ | 功能描述:直流/直流開(kāi)關(guān)調(diào)節(jié)器 LD PLL & SRAMG FOR I NTEL PROCESSORS IBM RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| ISL6271ACRZ-T | 功能描述:直流/直流開(kāi)關(guān)調(diào)節(jié)器 LD PLL & SRAMG FOR I NTEL PROCESSORS IBM RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| ISL6271AEVAL1 | 功能描述:EVALUATION BOARD FOR ISL6271A RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類(lèi)型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):升壓 頻率 - 開(kāi)關(guān):3MHz 板類(lèi)型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6271CR | 制造商:Rochester Electronics LLC 功能描述:PLL & SRAM REGULATOR FOR INTEL PROCESSORS - Bulk 制造商:Intersil Corporation 功能描述: |
| ISL6271EVAL1 | 制造商:Intersil Corporation 功能描述:ISL6271, PLL & SRAM REGULATOR FOR INTEL PROCESSORS EVALUATIO - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。