參數(shù)資料
型號(hào): ISL6271ACR-T
廠商: INTERSIL CORP
元件分類(lèi): 穩(wěn)壓器
英文描述: Integrated XScale Regulator
中文描述: 0.8 A SWITCHING REGULATOR, PQCC20
封裝: 4 X 4 MM, LEAD FREE, PLASTIC, MO-220-VGGD, QFN-20
文件頁(yè)數(shù): 15/16頁(yè)
文件大小: 588K
代理商: ISL6271ACR-T
15
FN9171.1
Internal ESD Structures
The ISL6271A input/output pins are protected from over-
voltage conditions by clamping the pin to one diode drop
above or below the VCC voltage rail. During shutdown it is
possible that the SDA and SCL pins have a voltage greater
than VCC. Under this condition, the ESD diodes will provide
a reverse current path to circuitry on VCC that can act as a
load on the back-up battery. To avoid this condition, interrupt
VCC from external circuitry if a voltage greater than VCC is
expected on any of the pins identified below.
Layout Recommendation
Since the ISL6271A can operate at a high switching
frequency, it is especially important to apply good layout
practices. Decoupling of the regulator’s input voltage
(PVCC) and minimizing the loop area associated with the
phase node output filter is essential for reliable operation.
Return currents from the load should find a low impedance
path to the PGND pin on the IC (Pin 8). Ideally, the core
voltage would be distributed to the embedded processor on
a low impedance power plane; however, a 30-50mil, short
trace should be sufficient. When implementing DVM it is
important to minimize inductance between the load and the
output filter. The processors can command slew rates of up
to 200mA/ns and local decoupling at the processor socket is
essential to satisfying this requirement.
References
[1] ISL6292 data sheet - Battery Charger
[2] EL7536 data sheet - System regulator
[3] C-Code examples for PWR_I2C bus communication -
Intersil support documentation available upon request.
[4] PHILLIPS I
2
C BUS Specification
[5] http://www.semiconductors.philips.com/buses/i2c/
[6] Technical Brief TB389 “
PCB Land Pattern Design and
Surface Mount Guidelines for MLF Packages”
FIGURE 26. INTERNAL ESD STRUCTURES
GND
PVCC
LVCC
VOUT
EN
SCL
SDA
VCC
FB
PGOOD
BFLT#
VPLL
VSRAM
SOFT
GND
BBAT
PGND
GND
OUTPUT CAP
VCC LPF
PVCC INPUT CAP
FB RES
OUTPUT
INDUCTOR
5x5x1mm
SOFT-START
CAP
LDO
OUTPUT
CAPS
SINGLE
PT. GND
FIGURE 27. COMPONENT PLACEMENT AND TOP COPPER
ISL6271A
相關(guān)PDF資料
PDF描述
ISL6293 Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SOIC -40 to 85
ISL6293-2CR Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SOIC -40 to 85
ISL6293-2CR-T Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-PDIP -40 to 85
ISL6293-2CRZ Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-PDIP -40 to 85
ISL6293-2CRZ-T Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SO -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6271ACRZ 功能描述:直流/直流開(kāi)關(guān)調(diào)節(jié)器 LD PLL & SRAMG FOR I NTEL PROCESSORS IBM RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5
ISL6271ACRZ-T 功能描述:直流/直流開(kāi)關(guān)調(diào)節(jié)器 LD PLL & SRAMG FOR I NTEL PROCESSORS IBM RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5
ISL6271AEVAL1 功能描述:EVALUATION BOARD FOR ISL6271A RoHS:否 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - DC/DC 與 AC/DC(離線)SMPS 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:True Shutdown™ 主要目的:DC/DC,步升 輸出及類(lèi)型:1,非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):升壓 頻率 - 開(kāi)關(guān):3MHz 板類(lèi)型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ISL6271CR 制造商:Rochester Electronics LLC 功能描述:PLL & SRAM REGULATOR FOR INTEL PROCESSORS - Bulk 制造商:Intersil Corporation 功能描述:
ISL6271EVAL1 制造商:Intersil Corporation 功能描述:ISL6271, PLL & SRAM REGULATOR FOR INTEL PROCESSORS EVALUATIO - Bulk