- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383133 > ISL5216KI (INTERSIL CORP) Four-Channel Programmable Digital DownConverter PDF資料下載
參數(shù)資料
| 型號： | ISL5216KI |
| 廠商： | INTERSIL CORP |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Four-Channel Programmable Digital DownConverter |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA196 |
| 封裝： | 12 X 12 MM, 0.80 MM PITCH, PLASTIC, BGA-196 |
| 文件頁數(shù)： | 5/65頁 |
| 文件大?。?/td> | 1384K |
| 代理商： | ISL5216KI |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
5
SYNCI3
I
Synchronization input signal for channel 3. Same functions as SYNCI but connects only to channel 3. This pin
is internally pulled low to allow it to be left unconnected.
SYNCO
O
Synchronization Output Signal. The processing of multiple ISL5216 or HSP50216 devices can be
synchronized by tying the SYNCO from one ISL5216 device (the master) to the SYNCI of all the ISL5216 /
HSP50216 devices (the master and slaves).
RESET
I
Reset Signal. Active low. Asserting reset will halt all processing and set certain registers to default values.
JTAG
TDO
O
Test data out
TDI
I
Test data in. Contains weak internal pull up.
TMS
I
Test mode select. Contains weak internal pull up.
TCLK
I
Test clock. Contains weak internal pull down.
TRST
I
Test reset. Active low. Contains weak internal pull down.
OUTPUTS
SD1A
O
Serial Data Output 1A. A serial data stream output which can be programmed to consist of I1, Q1, I2, Q2,
magnitude, phase, frequency (d
φ
/dt), AGC gain, and/or zeros. In addition, data outputs from Channels 0, 1, 2
and 3 can be multiplexed into a common serial output data stream. Information can be sequenced in a
programmable order.
See Serial Data Output Formatter Section and Microprocessor Interface Section.
SD2A
O
Serial Data Output 2A. This output is provided as an auxiliary output for Serial Data Output 1A to route data
to a second destination or to output two words at a time for higher sample rates. SD2A has the same
programmability as SD1A except that floating point format is not available.
Section and Microprocessor Interface Section.
See Serial Data Output Formatter
SD1B
O
Serial Data Output 1B. See description for SD1A.
SD2B
O
Serial Data Output 2B. See description for SD2A.
SD1C
O
Serial Data Output 1C. See description for SD1A.
SD2C
O
Serial Data Output 2C. See description for SD2A.
SD1D
O
Serial Data Output 1D. See description for SD1A.
SD2D
O
Serial Data Output 2D. See description for SD2A.
SCLK
O
Serial Output Clock. Can be programmed to be at 1, 1/2, 1/4, 1/8, or 1/16 times the clock frequency. The
polarity of SCLK is programmable.
SYNCA
O
Serial Data Output 1A sync signal. This signal is used to indicate the start of a data word and/or frame of data.
The polarity and position of SYNCA is programmable.
SYNCB
O
Serial Data Output 1B sync signal. This signal is used to indicate the start of a data word and/or frame of data.
The polarity and position of SYNCB is programmable.
SYNCC
O
Serial Data Output 1C sync signal. This signal is used to indicate the start of a data word and/or frame of data.
The polarity and position of SYNCC is programmable.
SYNCD
O
Serial Data Output 1D sync signal. This signal is used to indicate the start of a data word and/or frame of data.
The polarity and position of SYNCD is programmable.
MICROPROCESSOR INTERFACE
P(15:0)
I/O
Microprocessor Interface Data bus.
See Microprocessor Interface Section
. P15 is the MSB.
ADD(2:0)
I
Microprocessor Interface Address bus. ADD2 is the MSB.
is not
used but designated for future expansion.
See Microprocessor Interface Section
. Note: ADD2
WR
or
DSTRB
I
Microprocessor Interface Write or Data Strobe Signal. When the Microprocessor Interface Mode Control,
MODE, is a low data transfers (from either P(15:0) to the internal write holding register or from the internal write
holding register to the target register specified) occur on the low to high transition of WR when CE is asserted
(low). When the
μ
P MODE control is high this input functions as a data read/write strobe. In this mode with
RD/WR low data transfers (from either P(15:0) to the internal write holding register or from the internal write
holding register to the target register specified) occur on the low to high transition of Data Strobe. With RD/WR
high the data from the address specified is placed on P(15:0) when Data Strobe is low.
Interface Section
.
μ
P
See Microprocessor
Pin Descriptions
(Continued)
NAME
TYPE
DESCRIPTION
ISL5216
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5216 | Four-Channel Programmable Digital DownConverter |
| ISL5217EVAL1 | Quad Programmable Up Converter |
| ISL5217KI | Quad Programmable Up Converter |
| ISL5217 | Quad Programmable Up Converter |
| ISL5217KIZ | Quad Programmable Up Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5216KI-1 | 功能描述:上下轉(zhuǎn)換器 QUAD DIGITAL DOWNCONVERTER,IND TEMP,1.OMM PITCH BGA PACKAG RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5216KI-1Z | 功能描述:上下轉(zhuǎn)換器 W/ANL QD DIG DWNCNVRTR 1 OM PITCH RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5216KIZ | 功能描述:上下轉(zhuǎn)換器 W/ANNEAL QD DIGTL DWNCNVRTR IND TEMP RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5217 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
| ISL5217_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。