- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296249 > IS41LV44004-50JI (INTEGRATED SILICON SOLUTION INC) 4M X 4 EDO DRAM, 50 ns, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | IS41LV44004-50JI |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 4M X 4 EDO DRAM, 50 ns, PDSO24 |
| 封裝： | 0.300 INCH, SOJ-24 |
| 文件頁數(shù)： | 9/19頁 |
| 文件大?。?/td> | 157K |
| 代理商： | IS41LV44004-50JI |
Integrated Silicon Solution, Inc. — 1-800-379-4774
17
Rev. D
06/24/01
IS41C4400X
IS41LV4400X SERIES
ISSI
HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)
CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)
Notes:
1. A Hidden Refresh may also be performed after a Write Cycle. In this case,
WE = LOW and OE = HIGH.
2. tOFF is referenced from rising edge of
RAS or CAS, whichever occurs last.
tRAS
tRP
I/O
CAS
RAS
Open
tCP
tRPC
tCSR
tCHR
tRPC
tCSR
tCHR
tRAS
tRP
CAS
RAS
tCRP
tRCD
tRSH
tCHR
tAR
tASC
tRAD
ADDRESS
Row
Column
tRAH
tASR
tRAL
tCAH
I/O
Open
Valid Data
tAA
tCAC
tRAC
tCLZ
tOFF(2)
OE
tOE
tORD
tOD
Don’t Care
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS42VS16160D-75BLI | 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54 |
| IS45VS16160D-8BLA2 | 16M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54 |
| IS43R32800B-5BL | 8M X 32 DDR DRAM, 0.7 ns, PBGA144 |
| IS61C512-25TI | x8 SRAM |
| IS61C512-35J | x8 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS41LV44004-50T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 EDO Page Mode DRAM |
| IS41LV44004-50TI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 EDO Page Mode DRAM |
| IS41LV44004-60J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 EDO Page Mode DRAM |
| IS41LV44004-60JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 EDO Page Mode DRAM |
| IS41LV44004-60T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 EDO Page Mode DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。