- 您現在的位置：買賣IC網 > PDF目錄2000 > IDT821054PQF (IDT, Integrated Device Technology Inc)IC PCM CODEC QUAD MPI 64-PQFP PDF資料下載
參數資料
| 型號： | IDT821054PQF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數： | 18/45頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCM CODEC QUAD MPI 64-PQFP |
| 標準包裝： | 84 |
| 類型： | PCM 編解碼器/濾波器 |
| 數據接口： | PCM 音頻接口 |
| ADC / DAC 數量： | 4 / 4 |
| 三角積分調變： | 無 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數字： | 4.75 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-QFP |
| 供應商設備封裝： | 64-PQFP（14x14） |
| 包裝： | 管件 |
| 其它名稱： | 821054PQF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
25
IDT821054 QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE
INDUSTRIAL TEMPERATURE RANGE
CHclk1[3:0] = 1000:
chclk1 outputs a digital signal with the frequency of 1000/16 Hz;
CHclk1[3:0] = 1001:
chclk1 outputs a digital signal with the frequency of 1000/18 Hz;
CHclk1[3:0] = 1010:
chclk1 outputs a digital signal with the frequency of 1000/20 Hz;
CHclk1[3:0] = 1011:
chclk1 outputs a digital signal with the frequency of 1000/22 Hz;
CHclk1[3:0] = 1100:
chclk1 outputs a digital signal with the frequency of 1000/24 Hz;
CHclk1[3:0] = 1101:
chclk1 outputs a digital signal with the frequency of 1000/26 Hz;
CHclk1[3:0] = 1110:
chclk1 outputs a digital signal with the frequency of 1000/28 Hz;
CHclk1[3:0] = 1111:
the output of chclk1 is set to low permanently.
GREG6: MCLK Selection and Channel Program Enable, Read/Write (25H/A5H)
The higher 4 bits (CE[3:0]) in this register are used to specify the desired channel(s) before addressing local registers or Coe-RAM. The
CE[0] to CE[3] bits indicate the program enable state for Channel 1 to Channel 4 respectively.
CE[0] = 0:
Disabled, Channel 1 can not receive programming commands (default);
CE[0] = 1:
Enabled, Channel 1 can receive programming commands;
CE[1] = 0:
Disabled, Channel 2 can not receive programming commands (default);
CE[1] = 1:
Enabled, Channel 2 can receive programming commands;
CE[2] = 0:
Disabled, Channel 3 can not receive programming commands (default);
CE[2] = 1:
Enabled, Channel 3 can receive programming commands;
CE[3] = 0:
Disabled, Channel 4 can not receive programming commands (default);
CE[3] = 1:
Enabled, Channel 4 can receive programming commands.
The lower 4 bits (Sel[3:0]) in this register are used to select the Master Clock frequency.
Sel[3:0] = 0000:
8.192 MHz
Sel[3:0] = 0001:
4.096 MHz
Sel[3:0] = 0010:
2.048 MHz (default)
Sel[3:0] = 0110:
1.536 MHz
Sel[3:0] = 1110:
1.544 MHz
Sel[3:0] = 0101:
3.072 MHz
Sel[3:0] = 1101:
3.088 MHz
Sel[3:0] = 0100:
6.144 MHz
Sel[3:0] = 1100:
6.176 MHz
GREG7: A/-law, Linear/Compressed Code, Clock Slope and Delay Time Selection, Read/Write (26H/A6H)
The A/-law select bit (A-) selects the companding law:
A- = 0:
A-law is selected (default)
A- = 1:
-law is selected.
The Voice Data Select bit (VDS) defines the format of the voice data:
VDS = 0:
Compressed code (default)
VDS = 1:
Linear code
The Clock Slope bits (CS[2:0]) select single or double clock and clock edges of transmitting and receiving data.
CS[2] = 0:
Single clock (default)
CS[2] = 1:
Double clock
CS[1:0] = 00:
transmits data on rising edges of BCLK, receives data on falling edges of BCLK (default).
CS[1:0] = 01:
transmits data on rising edges of BCLK, receives data on rising edges of BCLK.
b7
b6
b5
b4
b3
b2
b1
b0
Command
R/W
0
1001
01
I/O data
CE[3]
CE[2]
CE[1]
CE[0]
Sel[3]
Sel[2]
Sel[1]
Sel[0]
b7
b6
b5
b4
b3
b2
b1
b0
Command
R/W
0
1001
10
I/O data
A-
VDS
CS[2]
CS[1]
CS[0]
OC[2]
OC[1]
OC[0]
相關PDF資料 |
PDF描述 |
|---|---|
| IDT82V3001APVG8 | IC PLL WAN W/SGL REF INP 56-SSOP |
| IDT82V3010PVG | IC PLL WAN 51/E1/OC3 DUAL 56SSOP |
| IDT82V3011PVG | IC PLL WAN T1/E1/OC3 SGL 56-SSOP |
| IDT82V3012PVG8 | IC PLL WAN T1/E1/OC3 DUAL 56SSOP |
| IDT82V3155PVG | IC PLL WAN T1/E1/OC3 DUAL 56SSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IDT821054PQFG | 功能描述:IC PCM CODEC QUAD MPI 64-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數據接口:串行 分辨率（位）:18 b ADC / DAC 數量:2 / 2 三角積分調變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| IDT821064 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE |
| IDT821064PQF | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE |
| IDT821068 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:OCTAL PROGRAMMABLE PCM CODEC |
| IDT821068PX | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:OCTAL PROGRAMMABLE PCM CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復。