![](http://datasheet.mmic.net.cn/200000/IDT79RC32V332-100DPI_datasheet_15068789/IDT79RC32V332-100DPI_3.png)
3 of 27
September 14, 2001
79RC32332
x
2KB of 2-way set associative data cache, capable of write-back
and write-through operation.
x
Cache locking per line to speed real-time systems and critical
system functions
x
On-chip TLB to enable multi-tasking in modern operating
systems
x
EJTAG interface to enable sophisticated low-cost in-circuit
emulation.
Synchronous-DRAM Interface
The RC32332 integrates a SDRAM controller which provides direct
control of system SyncDRAM running at speeds to 66MHz.
Key capabilities of the SDRAM controller include:
x
Direct control of 4 banks of SDRAM (up to 2 64-bit wide DIMMs)
x
On-chip page comparators optimize access latency.
x
Speeds to 66MHz
x
Programmable address map.
x
Supports 16, 64, 128, or 256Mb SDRAM devices
x
Automatic refresh generation driven by on-chip timer
x
Support for discrete devices, SODIMM, or DIMM modules.
Thus, systems can take advantage of the full range of commodity
memory that is available, enabling system optimization for cost, real-
estate, or other attributes.
Local Memory and I/O Controller
The local memory and I/O controller implements direct control of
external memory devices, including the boot ROM as well as other
memory areas, and also implements direct control of external periph-
erals.
The local memory controller is highly flexible, allowing a wide range
of devices to be directly controlled by the RC32332 processor. For
example, a system can be built using an 8-bit boot ROM, 16-bit FLASH
cards (possibly on PCMCIA), a 32-bit SRAM or dual-port memory, and a
variety of low-cost peripherals.
Key capabilities include:
x
Direct control of EPROM, FLASH, RAM, and dual-port memories
x
6 chip-select outputs, supporting up to 8MB per memory space
x
Supports mixture of 8-, 16-, and 32-bit wide memory regions
x
Flexible timing protocols allow direct control of a wide variety of
devices
x
Programmable address map for 2 chip selects
x
Automatic wait state generation.
PCI Bus Bridge
In order to leverage the wide availability of low-cost peripherals for
the PC market as well as to simplify the design of add-in functions, the
RC32332 integrates a full 32-bit PCI bus bridge. Key attributes of this
bridge include:
x
50 MHz operation
x
PCI revision 2.1 compliant
x
Programmable address mappings between CPU/Local memory
and PCI memory and I/O
x
On-chip PCI arbiter
x
Extensive buffering allows PCI to operate concurrently with local
memory transfers
x
Selectable byte-ordering swapper
x
5V tolerant I/O.
On-Chip DMA Controller
To minimize CPU exception handling and maximize the efficiency of
system bandwidth, the RC32332 integrates a very sophisticated 4-
channel DMA controller on chip.
The RC32332 DMA controller is capable of:
x
Chaining and scatter/gather support through the use of a
flexible, linked list of DMA transaction descriptors
x
Capable of memory<->memory, memory<->I/O, and
PCI<->memory DMA
x
Unaligned transfer support
x
Byte, halfword, word, quadword DMA support.
On-Chip Peripherals
The RC32332 also integrates peripherals that are common to a wide
variety of embedded systems.
x
Single 16550 compatible UART.
x
SPI master mode interface for direct interface to EEPROM,
A/D, etc.
x
Interrupt Controller to speed interrupt decode and management
x
Four 32-bit on-chip Timer/Counters
x
Programmable I/O module
Debug Support
To facilitate rapid time to market, the RC32332 provides extensive
support for system debug.
First and foremost, this product integrates an EJTAG in-circuit emula-
tion module, allowing a low-cost emulator to interoperate with programs
executing on the controller. By using an augmented JTAG interface, the
RC32332 is able to reuse the same low-cost emulators developed
around the RC32364 CPU.