- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360707 > IBMN364164CT3C-75A x16 SDRAM PDF資料下載
參數(shù)資料
| 型號： | IBMN364164CT3C-75A |
| 英文描述： | x16 SDRAM |
| 中文描述： | x16內(nèi)存 |
| 文件頁數(shù)： | 39/71頁 |
| 文件大?。?/td> | 1251K |
| 代理商： | IBMN364164CT3C-75A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
IBMN364164
IBMN364404
IBMN364804
64Mb Synchronous DRAM - Die Revision C
19L3265.E35856B
1/01
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 39 of 71
Operating, Standby, and Refresh Currents
(T
A
= 0 to +70
°
C, V
DD
= 3.3V
±
0.3V)
Parameter
Symbol
Test Condition
Speed
Units
Notes
-68
-75A
-260
-360
Operating Current
I
CC1
1 bank operation
t
RC
= t
RC
(min), t
CK
= min
Active-Precharge command
cycling without burst operation
75
75
70
70
mA
1, 2
Precharge Standby Cur-
rent in Power Down
Mode
I
CC2P
CKE
≤
V
IL
(max), t
CK
= min,
CS = V
IH
(min)
1
1
1
1
mA
7
I
CC2PS
CKE
≤
V
IL
(max), t
CK
= Infinity,
CS = V
IH
(min)
1
1
1
1
mA
7
Precharge Standby Cur-
rent in Non-Power Down
Mode
I
CC2N
CKE
≥
V
IH
(min), t
CK
= min,
CS = V
IH
(min)
40
35
25
25
mA
4
I
CC2NS
CKE
≥
V
IH
(min), t
CK
= Infinity,
6
6
6
6
mA
6
No Operating Current
(Active state: 4 bank)
I
CC3N
CKE
≥
V
IH
(min), t
CK
= min,
CS = V
IH
(min)
45
40
30
30
mA
4
I
CC3P
CKE
≤
V
IL
(max), t
CK
= min,
3
3
3
3
mA
5, 7
Operating Current (Burst
Mode)
I
CC4
t
CK
= min,
Read/ Write command cycling,
Multiple banks active, gapless
data, BL = 4
135
120
90
90
mA
2, 3
Auto (CBR) Refresh Cur-
rent
I
CC5
t
CK
= min, t
RC
= t
RC
(min)
CBR command cycling
150
145
140
140
mA
7
Self Refresh Current
I
CC6
CKE
≤
0.2V
SP
1
1
1
1
mA
7
LP
400
400
400
400
μ
A
1. These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t
CK
and t
RC
.
Input signals are changed up to three times during t
RC
(min).
2. The specified values are obtained with the output open.
3. Input signals are changed once during t
CK
(min).
4. Input signals are changed once during three clock cycles.
5. Active Standby Current will be higher if Clock Suspend is entered during a burst read cycle (add 1mA per DQ).
6. Input signals are stable.
7. SP: Standard power; LP: Low power.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBMN364404CT3C-260 | x4 SDRAM |
| IBMN364404CT3C-360 | x4 SDRAM |
| IBMN364404CT3C-75A | x4 SDRAM |
| IBMN364804CT3C-260 | x8 SDRAM |
| IBMN364804CT3C-360 | x8 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBMPPC403GAJC33C1 | 制造商:IBM 功能描述: |
| IBMPPC750CLGEQ4023 | 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays |
| IBMPPC750CLGEQ5023 | 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays |
| IBMPPC750CLGEQA033 | 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ |
| IBN100 | 制造商:Hubbell Wiring Device-Kellems 功能描述:ICON, BLANK,BR,100PK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。