
IBMN364164
IBMN364404
64Mb Synchronous DRAM - Die Revision C
IBMN364804
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 34 of 71
19L3265.E35856B
1/01
Write
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
H
H
H
H
X
L
L
L
L
H
L
L
H
H
L
L
H
H
X
L
L
H
H
L
L
H
L
H
L
H
L
H
X
L
H
L
H
L
OP Code
Mode Register Set
Auto or Self Refresh ILLEGAL
Precharge
Row Address Bank Activate
Column
Write
Column
Read
X
Burst Termination
X
No Operation
X
Device Deselect
OP Code
Mode Register Set
X
Auto or Self Refresh ILLEGAL
X
Precharge
Row Address Bank Activate
Column
Write
ILLEGAL
X
BS
BS
BS
BS
X
X
X
X
X
Terminate Burst; Start the Precharge
ILLEGAL
Terminate Burst; Start a new Write cycle
Terminate Burst; Start the Read cycle
Terminate the Burst
Continue the Burst
Continue the Burst
ILLEGAL
4
8, 9
8, 9
Read with
Auto Pre-
charge
X
BS
BS
BS
ILLEGAL
ILLEGAL
ILLEGAL
4
4
4
4
L
L
L
H
L
L
L
H
H
H
X
L
L
L
L
H
H
X
L
L
H
H
L
H
X
L
H
L
BS
X
X
X
Column
X
X
X
Read
Burst Termination
No Operation
Device Deselect
Mode Register Set
Auto or Self Refresh ILLEGAL
Precharge
ILLEGAL
ILLEGAL
Continue the Burst
Continue the Burst
ILLEGAL
Write with
Auto Pre-
charge
OP Code
X
BS
X
X
ILLEGAL
4
4
4
4
L
L
L
L
L
H
L
L
L
L
L
L
L
L
H
L
H
H
H
H
X
L
L
L
L
H
H
H
H
X
H
L
L
H
H
X
L
L
H
H
L
L
H
H
X
H
L
H
L
H
X
L
H
L
H
L
H
L
H
X
BS
BS
BS
X
X
X
Row Address Bank Activate
Column
Column
X
X
X
OP Code
X
X
Row Address Bank Activate
Column
Column
X
X
X
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Continue the Burst
Continue the Burst
ILLEGAL
Write
Read
Burst Termination
No Operation
Device Deselect
Mode Register Set
Auto or Self Refresh ILLEGAL
Precharge
Precharging
X
BS
BS
BS
BS
X
X
X
No Operation; Bank(s) idle after t
RP
ILLEGAL
ILLEGAL
ILLEGAL
No Operation; Bank(s) idle after t
RP
No Operation; Bank(s) idle after t
RP
No Operation; Bank(s) idle after t
RP
4
4
Write
Read
Burst Termination
No Operation
Device Deselect
4
Current State Truth Table
(Part 2 of 4)(See note 1)
Current State
Command
Action
Notes
CS
RAS CAS WE A12,A13
A11 - A0
Description
1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Com-
mand is being applied to.
2. All Banks must be idle; otherwise, it is an illegal action.
3. If CKE is active (high) the SDRAM will start the Auto (CBR) Refresh operation, if CKE is inactive (low) than the Self Refresh mode
is entered.
4. The Current State refers to only one of the banks. If BS selects this bank then the action is illegal. If BS selects the bank not being
referenced by the Current State then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low) then the Power Down mode is entered; otherwise there is a No Operation.
6. The minimum and maximum Active time (t
RAS
) must be satisfied.
7. The RAS to CAS Delay (t
RCD
) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t
RRD
) is not satisfied.