- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223992 > HY27US081G1MTCS (HYNIX SEMICONDUCTOR INC) 128M X 8 FLASH 2.7V PROM, 45 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | HY27US081G1MTCS |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | PROM |
| 英文描述： | 128M X 8 FLASH 2.7V PROM, 45 ns, PDSO48 |
| 封裝： | 12 X 20 MM, 1.20 MM HEIGHT, TSOP1-48 |
| 文件頁數(shù)： | 6/39頁 |
| 文件大?。?/td> | 312K |
| 代理商： | HY27US081G1MTCS |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
Rev 0.2 / May. 2007
14
Preliminary
HY27US(08/16)1G1M Series
1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
4. OTHER FEATURES
4.1 Data Protection & Power on/off Sequence
The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal
voltage detector disables all functions whenever Vcc is below about 2.0V(3.3V device). WP pin provides hardware pro-
tection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum 10us is
required before internal circuit gets ready for any command sequences as shown in Figure 20. The two-step command
sequence for program/erase provides additional software protection.
If the power is dropped during the ready read/write/erase operation, Power protection function may not guaranteed
the data. Power protection function is only available during the power on/off sequence.
4.2 Ready/Busy.
The device has a Ready/Busy output that provides method of indicating the completion of a page program, erase,
copy-back, cache program and random read completion. The R/B pin is normally high and goes to low when the device
is busy (after a reset, read, program, erase operation). It returns to high when the internal controller has finished the
operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up
resistor value is related to tr(R/B) and current drain during busy (Ibusy), an appropriate value can be obtained with
the following reference chart (Fig 21). Its value can be determined by the following guidance.
4.3 Power-On Auto-Read
The device is designed to offer automatic reading of the first page without command and address input sequence dur-
ing power-on.
An internal voltage detector enables auto-page read functions when Vcc reaches about 1.8V.
Serial access may be done after power-on without latency. Power-On Auto Read mode is available only on 3.3V device.
相關PDF資料 |
PDF描述 |
|---|---|
| HY27US081G1MTPMP | 128M X 8 FLASH 2.7V PROM, 45 ns, PDSO48 |
| HY5116100BJ-70 | 16M X 1 FAST PAGE DRAM, 70 ns, PDSO24 |
| HY5116804CSLT-80 | 2M X 8 EDO DRAM, 80 ns, PDSO28 |
| HY514400ALT-60 | 1M X 4 FAST PAGE DRAM, 60 ns, PDSO20 |
| HY51VS65173HGLT-5 | 4M X 16 EDO DRAM, 50 ns, PDSO50 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HY27US08281A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Mbit (16Mx8bit / 8Mx16bit) NAND Flash Memory |
| HY27US08282A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Mbit (16Mx8bit / 8Mx16bit) NAND Flash Memory |
| HY27US08561A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| HY27US08561A-T (P) | 制造商:SK Hynix Inc 功能描述: |
| HY27US08561M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
發(fā)布緊急采購，3分鐘左右您將得到回復。