- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370727 > HV7131D-COF (HYNIX SEMICONDUCTOR INC) CMOS IMAGE SENSOR With 8-bit ADC PDF資料下載
參數(shù)資料
| 型號： | HV7131D-COF |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | CMOS IMAGE SENSOR With 8-bit ADC |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, DSS24 |
| 封裝： | COF-24 |
| 文件頁數(shù)： | 24/61頁 |
| 文件大?。?/td> | 2621K |
| 代理商： | HV7131D-COF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
HV7131GP
2004/10/29 V2.4 24
exposure control. Programmable range is same as preamp gain. Recommended value is 16.5X.
Preamp Gain Normal [PRENOR : 1ah : 10h]
7
6
5
4
3
2
1
0
Preamp Gain Normal
0
0
0
1
0
0
0
0
Preamp Gain Normal is reference value of preamp gain when sensor adjusts preamp gain for auto
exposure control. First, sensor controls integration time before adjusting preamp gain for auto exposure
control. After integration time is changed to the minimum or maximum value, sensor adjusts preamp
gain from this register value. Refer to figure of AE mode1 register(60H).
Programmable range is same as preamp gain. Recommended value is 1.5X.
ASP Bias [ASPBIAS : 1bh : 13h]
7
6
5
4
3
2
1
0
reserved
Pixel Bias
Amp Bias
0
0
0
1
0
0
1
1
Pixel Bias
controls the amount of current in internal pixel bias circuit to amplify pixel
output effectively. The larger register value increases the amount of
current.
Amplifier Bias
controls the amount of current in internal amplifier bias circuit to amplify
pixel output effectively. The larger register value increases the amount of
current.
Reset Level Clamp [RSTCLMP : 1ch : 07h]
7
6
5
4
3
2
1
0
Reserved
Reset Level Clamp
0
0
0
0
0
1
1
1
Because extremely bright image like sun affects reset data voltage of pixel to lower, bright image is
captured as black image in image sensor regardless of correlated double sampling. To solve this
extraordinary phenomenon, we adopt the method to clamp reset data voltage. Reset Level Clamp
controls the reset data voltage to prevent inversion of extremely bright image. The larger register value
clamps the reset data level at highest voltage level. Default value is 7 to clamp the reset data level at
appropriate voltage level.
ADC Bias [ADCBIAS : 20h : 0fh]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HV7131R | CMOS Image Sensor |
| HVB14S | TIP REPLACEMNT TEFLON FOR DP-100 |
| HVB190S | |
| HVB27WK | TIP REPLACEMNT TEFLON FOR DP-200 |
| HVB350BYP | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HV7131E1 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS IMAGE SENSOR With 8-bit ADC |
| HV7131GP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Image Sensor with Image Signal Processing |
| HV7131R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Image Sensor |
| HV7131RP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Image Sensor with Image Signal Processing |
| HV7141 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS IMAGE SENSOR With 8-bit ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。