- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370626 > HM624100H (Hitachi,Ltd.) Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | HM624100H |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CFP -55 to 125 |
| 中文描述： | 4分高速SRAM（1 - Mword × 4位） |
| 文件頁數(shù)： | 9/13頁 |
| 文件大?。?/td> | 74K |
| 代理商： | HM624100H |
HM624100H Series
9
Read Timing Waveform (3)
(
WE
= V
IH
,
CS
= V
IL
,
OE
= V
IL
)*
2
Valid data
CS
Dout
High
Impedance
High
Impedance
t
CLZ
t
ACS
t
RC
t
CHZ
Write Timing Waveform (1)
(
WE
Controlled)
Address
WE
*
3
Dout
Din
t
WC
t
WP
t
WR
t
CW
t
DW
t
DH
Valid address
t
AW
Valid data
t
AS
CS
*
3
t
OHZ
*
4
*
4
OE
High impedance*
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM624100HLJP-10 | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100HLJP-12 | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100HLJP-15 | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM624256A | 262144-word ×4-bit High Speed CMOS Static RAM(262144字 ×4位高速CMOS SRAM) |
| HM6264AFP-10 | Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM624100HC | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100HCJP-10 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100HCJP-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM: Notes on Usage Technical Update/Device |
| HM624100HCLJP-10 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100HCLJP-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM: Notes on Usage Technical Update/Device |
發(fā)布緊急采購，3分鐘左右您將得到回復。