參數(shù)資料
型號(hào): HDMP-3001K
英文描述: Evaluation Board for Multi-Protocol IC (MPIC) Ethernet Over SONET/SDH (EOS) Mapper
中文描述: 評(píng)估板多協(xié)議芯片(守約)SONET的以太網(wǎng)/ SDH的(EOS)上映射
文件頁數(shù): 9/12頁
文件大?。?/td> 177K
代理商: HDMP-3001K
9
Figure 8. Setup for Measurement of Deterministic Jitter.
Figure 7. Setup for Measurement of Random Jitter.
70841B
PATTERN
GENERATOR
HDMP-0421
83480A
DIGITAL
COMMUNICATION
ANALYZER
70311A
CLOCK SOURCE
CLOCK
K28.7
REFCLK
TRIGGER
106.25 MHz
1062.5 MHz
RANDOM JITTER
± DATA
0011111000
2
± FM_NODE[0]
BYPASS-[0]
BYPASS-[1]
± TO_NODE[0]
CH 1/2
2
1/10
VARIABLE
DELAY
1.4
BIAS
N/C
106.25 MHz
70841B
PATTERN
GENERATOR
HDMP-0421
83480A
DIGITAL
COMMUNICATION
ANALYZER
70311A
CLOCK SOURCE
CLOCK
+K28.5 –K28.5
REFCLK
TRIGGER
106.25 MHz
1062.5 MHz
DETERMINISTIC JITTER
± DATA
2
± FM_NODE[0]
BYPASS-[0]
BYPASS-[1]
± TO_NODE[0]
CH 1/2
2
1/10
VARIABLE
DELAY
1.4
BIAS
N/C
106.25 MHz
相關(guān)PDF資料
PDF描述
HDMP-3268 3.2 GBit/sec 68 x 68 Digital Crosspoint Switch
HDMP-0450 Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops
HDMP-0452 Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops
HDMP-0552 AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION
HDMP-1637A Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)串行器/解串行器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HDMP-3268 制造商:AGILENT 制造商全稱:AGILENT 功能描述:3.2 Gbit/sec 68x68 Crosspoint Switch
HDMPM75048311R 制造商:Schneider Electric 功能描述:HDM PM750 1ENCL 120/208/277/480V 3PH 1MTR 3R
HDMPM75048344 制造商:Schneider Electric 功能描述:HDM PM750 1ENCL 277/480V 3PH 4MTR
HDMP-T1636A 制造商:Agilent Technologies 功能描述:
HDMR00201 制造商:SHIELD 制造商全稱:SHIELD s.r.l. 功能描述:7/8 with cable, angled