參數(shù)資料
型號: HDMP-3001K
英文描述: Evaluation Board for Multi-Protocol IC (MPIC) Ethernet Over SONET/SDH (EOS) Mapper
中文描述: 評估板多協(xié)議芯片(守約)SONET的以太網(wǎng)/ SDH的(EOS)上映射
文件頁數(shù): 1/12頁
文件大?。?/td> 177K
代理商: HDMP-3001K
HDMP-0421 Single
PBC & CDR
Port Bypass Circuits for Fibre
Channel Arbitrated Loop
Standard and its Extensions
Technical Data
Features
Supports ANSI X3T11
1.0625 Gbps FC-AL Loop
Configuration
Supports 802.3z 1.25 Gbps
Gigabit Ethernet (GE) Rates
Single PBC, CDR, Dual
Signal Detect (SD) in a
Single Package
Bidirectional, Symmetric
Bypass Capability
CDR in Bypass Path and
Loop Path
CDR Location Determined
by Wiring Configuration of
Pins on PCB (Patent
Pending)
Envelope Detect on Cable
Input (SD) for Both
Directions
Equalizers On All Inputs
High Speed PECL I/Os
Referenced to V
CC
Buffered Line Logic (BLL)
Outputs without External
Bias Resistors
0.4 W Typical Power at
V
CC
= 3.3 V
5 V Tolerant LVTTL I/O
24 Pin SSOP Package
Applications
RAID, JBOD Cabinets
1=>1 Gigabit Serial Buffer
Pair (with and w/o CDR)
Multi-Initiator Loops
Description
The HDMP-0421 is a Single Port
Bypass Circuit (PBC) with Clock
and Data Recovery (CDR), and
dual Signal Detect (SD) capability.
This configuration will control
jitter accumulation while repeating
incoming signals. Port Bypass
Circuits are used to provide loops
that are continuously on in hard
disk arrays constructed in Fibre
Channel Arbitrated Loop (FC-AL)
configurations. Hard disks may be
pulled out or swapped while other
disks in the array are available to
the system. This device may also
be used in multi-initiator loop
configurations.
A Port Bypass Circuit is a 2:1
Multiplexer array with two modes
of operation: DISK IN LOOP and
DISK BYPASSED. In DISK IN
LOOP mode, the loop goes into
and out of the disk drive. Data go
from the HDMP-0421’s
TO_NODE[n]
±
differential output
pins to the Disk Drive Transceiver
IC (for example, an HDMP-1536A)
Rx
±
differential input pins. Data
from the Disk Drive Transceiver
IC Tx
±
differential output pins go
to the HDMP-0421’s
FM_NODE[n]
±
differential input
pins. Figures 4 and 5 show
connection diagrams for disk drive
array applications. In DISK
BYPASSED mode, the disk drive is
either absent or non-functional
and the loop bypasses the hard
disk. DISK IN LOOP mode is
enabled with a HIGH on the
BYPASS[n]– pin and DISK
BYPASSED mode is enabled with a
LOW on the same pin.
Multiple HDMP-0421s may be
cascaded or connected to other
members of the HDMP-04xx
family through the FM_LOOP and
TO_LOOP pins to create loops for
arrays of disk drives. See Table 2
to identify which of the two cells
(0:1) will provide FM_LOOP,
TO_LOOP pins (cell connected to
cable). ALL TO_NODE outputs of
the HDMP-0421 are of equal
strength. Combinations of
HDMP-04xx may be utilized to
accommodate any number of hard
disks.
The HDMP-0421 may also be used
as a pair of 1=>1 buffers, one
with a CDR and another without.
For example, HDMP-0421 may be
placed in front of a CMOS ASIC to
clean the jitter of the outgoing
signal (CDR path) and to better
read the incoming signal (CDR-
less path).
相關(guān)PDF資料
PDF描述
HDMP-3268 3.2 GBit/sec 68 x 68 Digital Crosspoint Switch
HDMP-0450 Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops
HDMP-0452 Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops
HDMP-0552 AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION
HDMP-1637A Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時鐘輸入的千兆位以太網(wǎng)串行器/解串行器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HDMP-3268 制造商:AGILENT 制造商全稱:AGILENT 功能描述:3.2 Gbit/sec 68x68 Crosspoint Switch
HDMPM75048311R 制造商:Schneider Electric 功能描述:HDM PM750 1ENCL 120/208/277/480V 3PH 1MTR 3R
HDMPM75048344 制造商:Schneider Electric 功能描述:HDM PM750 1ENCL 277/480V 3PH 4MTR
HDMP-T1636A 制造商:Agilent Technologies 功能描述:
HDMR00201 制造商:SHIELD 制造商全稱:SHIELD s.r.l. 功能描述:7/8 with cable, angled