- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371797 > HDMP-2689 Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-2689 |
| 英文描述： | Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes |
| 中文描述： | 四2.125/1.0625 GBd光纖通道通用的SerDes |
| 文件頁數(shù)： | 4/28頁 |
| 文件大?。?/td> | 356K |
| 代理商： | HDMP-2689 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
4
For half rate operation, the data
is input in single data rate (SDR)
mode. For SDR each parallel
input data word is clocked in on
the falling edge of the input
transmit byte clock (TC[A-D]).
The timing requirements are
specified in Figure 9 Case A. For
full rate operation, the data must
be input in double data rate
(DDR) mode, with one data word
input on the rising edge of the
input transmit byte clock
(TC[A-D]) and the next word on
the falling edge. Two data words
are input every transmit byte
clock cycle. The timing require-
ments for DDR operation are
shown in Figure 9 Case B.
TC[A-D] always operates at
106.25 MHz.
The default settings for the
HDMP-2689 are full rate opera-
tion and DDR.
Serial Data Outputs
Through AC coupling, the high-
speed outputs are capable of
interfacing directly to copper
cables or PCB traces for electri-
cal transmission or to a separate
fiber optic module for optical
transmission (see Figure 5).
These outputs include user-
controllable skin-loss equaliza-
tion and amplitude control to
improve performance when
driving copper lines. In normal
operation, the serialized
TDn[9:0] data is placed at
TXnP/N. The output drivers
provide for controllable pre-
emphasis and amplitude settings
by programming management
interface register 26 (see Fig-
ure 6). If pre-emphasis is used,
0
→
1 and 1
→
0 transitions on
TXnP/N have greater amplitude
than 0
→
0 and 1
→
1 transitions.
This increased amplitude coun-
teracts the effects of skin loss
and dispersion on long PCB
transmission lines. The serial
outputs can also be disabled
through register 26.
0.01
μ
F
0.01
μ
F
Z
0
=50
Z
0
=50
TO
CORE
of
CHIP
100
GNDA
ESD
PROTECTION
VDDA
HS_IN
RXnP
RXnN
GNDA
VDDA
FROM
CORE
of
CHIP
50
TXnP
50
GNDA
ESD
PROTECTION
VDDA
HS_OUT
TXnN
GNDA
VDDA
Notes: HS_IN inputs should never be connected to ground as permanent damage to the device may result.
Capacitors may be placed at the sending or receiving end.
Note: The peaked value at the transition edge does not reach to V
PEAK_STATIC
value because of the reflection
between driver and package. The static value can be measured as the final value of a long (longer than 2 bits)
1 or 0 pulse with zero peaking.
Figure 6. High Speed Output Pre-Emphasis.
V
DIFF
=V
TXP
-V
TXN
V
PEAK_STATIC
V
PEAK
Peak[2:0]=7
Peak[2:0]=0
V
SUSTAIN
Peaking Levels
Figure 5. High Speed Input and Output Configurations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP1526 | Optoelectronic |
| HDMP2003 | FIBER OPTIC SUPPORT CIRCUIT |
| HDMP2004 | FIBER OPTIC SUPPORT CIRCUIT |
| HDMP2006 | FIBER OPTIC SUPPORT CIRCUIT |
| HDNK-2000 | Solid-State Optical Mouse Designer＇s Kit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-2840 | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
| HDMP-29-01-S-EM | 制造商:Samtec Inc 功能描述:HDMP INSULATOR FOR LOCKING PLUG - Bulk |
| HDMP-3001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| HDMP-3001K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Evaluation Board for Multi-Protocol IC (MPIC) Ethernet Over SONET/SDH (EOS) Mapper |
| HDMP-3268 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:3.2 Gbit/sec 68x68 Crosspoint Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。