- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1526 Transistor Diode Kit;Contents Of Kit:Transistor/Diode Kit PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-1526 |
| 英文描述： | Transistor Diode Kit;Contents Of Kit:Transistor/Diode Kit |
| 中文描述： | 光纖通道收發(fā)器芯片 |
| 文件頁(yè)數(shù)： | 11/14頁(yè) |
| 文件大小： | 229K |
| 代理商： | HDMP-1526 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
692
TRx I/O Definition
Name
GND_TXTTL
Pin
1
14
2
3
4
6
7
8
9
11
12
13
5
10
15
Type
S
Signal
TTL Transmitter Ground: Normally 0 volts. Used for the TTL input cells
of the transmitter section.
Data Inputs: One, 10 bit, pre-encoded data byte. TX[0] is the first bit
transmitted. TX[0] is the least significant bit.
TX[0]
TX[1]
TX[2]
TX[3]
TX[4]
TX[5]
TX[6]
TX[7]
TX[8]
TX[9]
I-TTL
VCC_TXTTL
S
TTL Power Supply: Normally 5 volts. Used for all TTL transmitter input
buffer cells.
Analog Ground: Normally 0 volts. Used to provide a clean ground plane
for the PLL and high-speed analog cells.
Loop Filter Capacitor: A loop filter capacitor must be connected across
the TXCAP1 and TXCAP0 pins (typical value = 0.01
μ
F).
Analog Power Supply: Normally 5 volts. Used to provide a clean supply
line for the PLL and high-speed analog cells.
Loopback Enable Input: When set high, the high-speed serial signal is
internally wrapped from the transmitter’s serial loopback outputs back
to the receiver’s loopback inputs. Also, when in loopback mode, the
±
DOUT outputs are held static. When set low,
±
DOUT outputs and
±
DIN inputs are active.
Logic Power Supply: Normally 5 volts. Used for internal transmitter
PECL logic. It should be isolated from the noisy TTL supply as well as
possible.
Logic Ground: Normally 0 volts. This ground is used for internal PECL
logic. It should be isolated from the noisy TTL ground as well as possible.
GND_TXA
S
TXCAP1
TXCAP0
VCC_TXA
16
17
18
C
S
LOOPEN
19
I-TTL
VCC_TX
20
59
S
GND
21
25
58
22
S
REFCLK
I-TTL
Reference Clock and Transmit Byte Clock: A 106.25 MHz clock supplied
by the host system. The transmitter section accepts this signal as the
frequency reference clock. It is multiplied by 10 to generate the serial bit
clock and other internal clocks. The transmit side also uses this clock as
the transmit byte clock for the incoming parallel data TX[0]..TX[9]. It
also serves as the reference clock for the receive portion of the
transceiver. When -LCKREF is activated, the receiver PLL frequency
locks to this reference signal.
Logic Power Supply: Normally 5 volts. Used for internal receiver PECL
logic. It should be isolated from the noisy TTL supply as well as possible.
VCC_RX
23
28
57
24
S
ENBYTSYNC
I-TTL
Enable Byte Sync Input: When high, enables the internal byte sync
function to allow clock synchronization to a comma character (or a
K28.5 character) of positive disparity (0011111010). When the line is
low, the function is disabled and will not reset registers and clocks, or
strobe the BYTSYNC line.
Lock to Reference: When low, causes the PLL to acquire frequency lock
on the external reference, supplied at REFCLK.
-LCKREF
27
I-TTL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1536 | Fibre Channel Transceiver Chip |
| HDMP-1546 | Fibre Channel Transceiver Chip |
| HDMP-1546A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1536A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1636 | Software |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1536 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transceiver Chip |
| HDMP-1536A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fiber-Optic Transceiver |
| HDMP-1546 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transceiver Chip |
| HDMP-1546A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-TRANSCEIVER |
| HDMP-1636 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet Transceiver Chip |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。