- 您現(xiàn)在的位置：買賣IC網 > PDF目錄370499 > HDMP-1536 Fibre Channel Transceiver Chip PDF資料下載
參數(shù)資料
| 型號： | HDMP-1536 |
| 英文描述： | Fibre Channel Transceiver Chip |
| 中文描述： | 光纖通道收發(fā)器芯片 |
| 文件頁數(shù)： | 1/15頁 |
| 文件大小： | 259K |
| 代理商： | HDMP-1536 |
696
Fibre Channel Transceiver Chip
Technical Data
HDMP-1536 Transceiver
HDMP-1546 Transceiver
Features
ANSI X3.230-1994 Fibre
Channel Compatible (FC-0)
Supports Full Speed
(1062.5 MBd) Fibre Channel
Compatible with “Fibre
Channel 10-Bit Interface”
Specification
Low Power Consumption,
630 mW
Transmitter and Receiver
Functions Incorporated onto
a Single IC
Auto Frequency Lock
Small Package Profile
HDMP-1536, 10x10 mm QFP
HDMP-1546, 14x14 mm QFP
10-Bit Wide Parallel TTL
Compatible I/Os
Single +3.3 V Power Supply
Applications
1062.5 MBd Fibre Channel
Interface
FC Interface for Disk Drives
and Arrays
Mass Storage System I/O
Channel
Work Station/Server I/O
Channel
High Speed Proprietary
Interface
High Speed Backplane
Interface
Description
The HDMP-1536/46 transceiver
is a single silicon bipolar
integrated circuit packaged in a
plastic QFP package. It provides
a low-cost, low-power physical
layer solution for 1062.5 MBd
Fibre Channel or proprietary link
interfaces. It provides complete
FC-0 functionality for copper
transmission, incorporating both
the Fibre Channel FC-0 transmit
and receive functions into a
single device.
This chip is used to build a high-
speed interface (as shown in
Figure 1) while minimizing board
space, power, and cost. It is
compatible with both the ANSI
X3.230-1994/AM 1 - 1996
document and the “Fibre Channel
10-bit Interface” specification.
The transmitter section accepts
10-bit wide parallel TTL data and
multiplexes this data into a high-
speed serial data stream. The
parallel data is expected to be
8B/10B encoded data, or
equivalent. This parallel data is
latched into the input register of
the transmitter section on the
rising edge of the 106.25 MHz
reference clock (used as the
transmit byte clock).
The transmitter section’s PLL
locks to this user supplied 106.25
MHz byte clock. This clock is
then multiplied by 10, to generate
the 1062.5 MHz serial signal
clock used to generate the high-
speed output. The high-speed
outputs are capable of interfacing
directly to copper cables for
electrical transmission or to a
separate fiber-optic module for
optical transmission.
The receiver section accepts a
serial electrical data stream at
1062.5 MBd and recovers the
original 10-bit wide parallel data.
The receiver PLL locks onto the
incoming serial signal and
recovers the high-speed serial
clock and data. The serial data is
5965-8113E (4/97)
相關PDF資料 |
PDF描述 |
|---|---|
| HDMP-1546 | Fibre Channel Transceiver Chip |
| HDMP-1546A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1536A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1636 | Software |
| HDMP-1646 | Gigabit Ethernet Transceiver Chip |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1536A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fiber-Optic Transceiver |
| HDMP-1546 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transceiver Chip |
| HDMP-1546A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-TRANSCEIVER |
| HDMP-1636 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet Transceiver Chip |
| HDMP-1636A | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet and Fibre Channel SerDes ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復。