- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370474 > HD74AC (Hitachi,Ltd.) HD74AC Series Common Information PDF資料下載
參數(shù)資料
| 型號(hào)： | HD74AC |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | HD74AC Series Common Information |
| 中文描述： | HD74AC系列通用信息 |
| 文件頁數(shù)： | 50/52頁 |
| 文件大?。?/td> | 220K |
| 代理商： | HD74AC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁
Design Considerations
49
Each I/O pin is connected to both an input device and an output device. The pin can be viewed as having
three states: input, output and output disabled. However, only two states actually exist.
The pin is either an input or an output. When testing the I
CC
of the device, the pins selected as outputs by
the T/R signal must either be enabled and left open or be disabled and tied to either rail. If the output
device is disabled and allowed to float, the input device will also float, and an excessive amount of current
will flow from V
CC
to ground.
V
CC
V
CC
V
CC
Input
Output
I
IN
I
OZ
Clamp Diodes
Figure 24 I/O Pin Internal Structure
A simple rule to follow is to treat any output which is disable as an input. This will help insure the integrity
of an I
CC
test.
Another area which might precipitate problems is the measurement of the leakages on I/O pins. The I/O
pin internal structure is depicted in figure 24.
The pin is internally connected to both an input device and an output device; the limit for a leakage test
must be the combined I
IN
specification of the input and the I
OZ
specification of the output. For FACT
devices, I
IN
is specified at
±
1
μ
A while I
OZ
is specified at
±
5
μ
A. Combining these gives a limit of
±
6
μ
A
for I/O pins. Usually, I/O pins will show leakages that are less than the I
OZ
specification of the output
alone.
Testing CMOS circuits is no more difficult than testing their bipolar counterparts. However, there are
some areas of concern that will be new to many test engineers beginning to work with CMOS. Becoming
familiar with and understanding these areas of concern prior to creating a test philosophy will avert many
problems that might otherwise arise later.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74ALVC162244 | 16-bit Buffer / Driver with 3-state Outputs(帶三態(tài)輸出的16位緩沖器/驅(qū)動(dòng)器) |
| HD74ALVC162334 | 16-bit Universal Bus Driver with 3-state Outputs(帶三態(tài)輸出的16位通用總線驅(qū)動(dòng)器) |
| HD74ALVC16244 | 16-bit Buffer / Driver with 3-state Outputs(帶三態(tài)輸出的16位緩沖器/驅(qū)動(dòng)器) |
| HD74ALVC162831 | 1-bit to 4-bit Address Register / Driver with 3-state Outputs(三態(tài)輸出的1位-4位地址寄存器/驅(qū)動(dòng)器) |
| HD74ALVC162834A | 1-Of-8 Data Selectors/Multiplexers 16-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74AC00 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Quad 2-Input NAND Gate |
| HD74AC00FP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate |
| HD74AC00FPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad 2-Input NAND Gate |
| HD74AC00P | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad 2-Input NAND Gate |
| HD74AC00RPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad 2-Input NAND Gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。