- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370474 > HD74ALVC162831 (Hitachi,Ltd.) 1-bit to 4-bit Address Register / Driver with 3-state Outputs(三態(tài)輸出的1位-4位地址寄存器/驅(qū)動器) PDF資料下載
參數(shù)資料
| 型號： | HD74ALVC162831 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 1-bit to 4-bit Address Register / Driver with 3-state Outputs(三態(tài)輸出的1位-4位地址寄存器/驅(qū)動器) |
| 中文描述： | 1位至第4位的地址寄存器/驅(qū)動器，三態(tài)輸出（三態(tài)輸出的1位-4位地址寄存器/驅(qū)動器） |
| 文件頁數(shù)： | 1/12頁 |
| 文件大小： | 93K |
| 代理商： | HD74ALVC162831 |
HD74ALVC162831
1-bit 4-bit Address Register / Driver with 3-state Outputs
ADE-205-200 (Z)
Preliminary
1st. Edition
November 1997
Description
This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V V
CC
operation. The device is
ideal for use in applications in which a single address bus is driving four separate memory locations. The
HD74ALVC162831 can be used as a buffer or a register, depending on the logic level of the select (
6(/
)
input. When
6(/
is logic high, the device is in the buffer mode. The outputs follow the inputs and are
controlled by the two output enable (
2(
) controls. Each
2(
controls two groups of nine outputs. When
6(/
is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop.
On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal
registers.
2(
controls operate the same as in buffer mode. When
2(
is logic low, the outputs are in a
normal logic state (high or low logic level). When
2(
is logic high, the outputs are in the high
impedance state. To ensure the high impedance state during power up or power down,
2(
should be tied
to V
CC
through a pullup registor; the minimum value of the registor is determined by the current sinking
capability of the driver.
6(/
and
2(
do not affect the internal operation of the flip flops. Old data can
be retained or new data can be entered while the outputs are in the high impedance state. All outputs,
which are designed to sink up to 12 mA, include 26
resistors to reduce overshoot and undershoot.
Features
V
CC
= 2.3 V to 3.6 V
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25°C)
Typical V
OH
undershoot > 2.0 V (@V
CC
= 3.3 V, Ta = 25°C)
High output current ±12 mA (@V
CC
= 3.0 V)
All outputs have equivalent 26
series resistors, so no external resistors are required
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74ALVC162834A | 1-Of-8 Data Selectors/Multiplexers 16-CDIP -55 to 125 |
| HD74ALVC162834 | 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable(三態(tài)輸出和可反相鎖存的18位通用總線驅(qū)動器) |
| HD74ALVC162835A | 1-Of-8 Data Selectors/Multiplexers 16-CDIP -55 to 125 |
| HD74ALVC162835 | 1-Of-8 Data Selectors/Multiplexers 20-LCCC -55 to 125 |
| HD74ALVC162836 | 1-Of-8 Data Selectors/Multiplexers 16-CFP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74ALVC162834 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable |
| HD74ALVC162834A | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable |
| HD74ALVC162834ANEL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Buffer/Driver |
| HD74ALVC162834ATEL | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74ALVC162835 | 制造商:Renesas Electronics Corporation 功能描述:18BIT UNIV BUS DRVR W/ 3-STATE OUTPUTS - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。