- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371773 > HC05K3GRS 68HC05K3 General Release Specification PDF資料下載
參數(shù)資料
| 型號： | HC05K3GRS |
| 英文描述： | 68HC05K3 General Release Specification |
| 中文描述： | 68HC05K3一般版本規(guī)范 |
| 文件頁數(shù)： | 91/132頁 |
| 文件大?。?/td> | 1188K |
| 代理商： | HC05K3GRS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁當前第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
Personality EEPROM (PEEPROM)
Serial Programming Sequence
MC68HC05K3 — Revision 4.0
TechnicalData
MOTOROLA
Personality EEPROM (PEEPROM)
91
9.7 Serial Programming Sequence
The programming of the internal personality EEPROM always begins at
bit address 00 of the 128-bit array. The signal timing on the IRQ and PB0
pins is shown in
Figure 9-6
,
Figure 9-7
, and
Figure 9-8
. The personality
EEPROM is serially programmed by using this sequence:
1.
Follow the serial programming mode entry routine as specified in
9.6.3 PEEPROM Serial Programming Mode Entry
.
2.
Keep the DATA signal at 0 Vdc throughout the select sequence.
3.
Clock the SEL/CLK signal line to 0 Vdc and back to V
SELCKH
(first
select bit).
4.
Clock the SEL/CLK signal line to 0 Vdc and back to V
SELCKH
(second select bit).
5.
Clock the SEL/CLK signal line to 0 Vdc and back to V
SELCKH
(third
select bit).
6.
Thedeviceisnowreadytoreceivethedatatobeprogrammedinto
the 128 bits of the personality EEPROM. During the next 128
clocks of the SEL/CLK signal line, the data to be stored into each
bit (starting with location $00) must be present on the DATA signal
line prior to the falling edge of the SEL/CLK signal line to 0 Vdc.
The time that the SEL/CLK signal line stays at 0 Vdc is determined
by the EEPROM programming time (t
EPGM
).
On the 128th data bit, rather than drive the SEL/CLK signal high
to complete the programming sequence, drive the RESET pin to
0 V after a time, t
EPGM
. This must be done to prevent the part from
entering an unknown state. If all 128 bits do not need to be
programmed, the RESET pin may be driven to 0 V after the last bit
has been programmed. This will complete the programming
sequence.
7.
8.
While RESET is held low, the pins can be conditioned for the next
sequence.
This completes the serial programming sequence. The device can now
be verified by going to the serial data readout sequence or bulk erased
by going to the bulk erase sequence.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HC05PL4GRS | 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification |
| HC05V7GRS | 68HC05V7 General Release Specification |
| HC05 | Bipolar Transistor; Transistor Polarity:Dual P Channel; Power Dissipation:20W; DC Current Gain Min (hfe):25; Collector Current:1A; DC Current Gain Max (hfe):200; Power (Ptot):20W |
| HC1-5502A-7 | Subscriber Line Interface Circuit |
| HC4P-5502A-7 | Subscriber Line Interface Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HC05PL4GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification |
| HC05V7GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05V7 General Release Specification |
| HC060WE1DS038B | 制造商:TE Connectivity 功能描述:EC7174-000 |
| HC060YW1DS038B | 制造商:TE Connectivity 功能描述:EC7207-000 |
| HC06B05000J0G | 制造商:FCI 功能描述:OEM ITEM 505-5BNF-SPRING CLAMP SYSTEM |
發(fā)布緊急采購，3分鐘左右您將得到回復。