- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375914 > FS6131-01 (Electronic Theatre Controls, Inc.) Programmable Line Lock Clock Generator IC PDF資料下載
參數(shù)資料
| 型號： | FS6131-01 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Programmable Line Lock Clock Generator IC |
| 中文描述： | 可編程線鎖定時鐘發(fā)生器IC |
| 文件頁數(shù)： | 27/39頁 |
| 文件大小： | 435K |
| 代理商： | FS6131-01 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
27
FS6131-01
Programmable Line Lock Clock Generator IC
10.4.1
The
Device Mode
block presets the demo program to
program the FS6131 either as a frequency synthesizer (a
stand alone clock generator) or as a line-locked or gen-
lock clock generator.
Frequency Synthesis: For use as a stand alone clock
generator. Note that the Reference Source is the on-chip
crystal oscillator, the expected crystal frequency is
27MHz, and the Voltage Tune in the Crystal Oscillator
(i.e. the VCXO) is disabled. The default output frequency
(CLK freq.) requested is 100MHz, with a maximum error
of 10ppm, or about 100Hz. The Output Stage defaults to
CMOS mode.
Line-Locked/Genlock: For use in a line lock or genlock
application. Note that the Reference Source is the REF
Pin, and that the expected reference frequency is 8kHz.
The default output frequency requested is a 100x multiple
of the reference frequency.
Device Mode
10.4.2
By default the demo program assumes the FS6131 is
configured as a stand alone clock generator. Note that
the Reference Source defaults to the on-chip crystal os-
cillator, the expected crystal frequency is 27MHz, and the
Voltage Tune in the
Crystal Oscillator
block (i.e. the
VCXO) is disabled. The default output frequency (CLK
freq.) requested is 100MHz, with a maximum error of
10ppm, or about 100Hz. The
Output Stage
defaults to
CMOS mode. The
Loop Filter
block is set to internal,
and the
Check Loop Stability
switch is on.
As an exercise, click on
Calculate Solutions
. The pro-
gram takes into account all of the screen settings and
calculates all possible combinations of Reference, Feed-
back, and Post Divider values that will generate the out-
put frequency (100MHz) from the input frequency
(27MHz) within the desired tolerance (10ppm).
A box will momentarily appear: “Calculating Solutions:
Press cancel to stop with the solutions calculated so far.”
A number in the box will increment for every unique solu-
tion that is found. This example will create six unique so-
lutions, which are then displayed in a window in the lower
right portion of the program screen.
Example: Frequency Synthesizer Mode
The best PLL performance is obtained by running the
VCO at as high a speed as possible. The last three solu-
tions show a VCO speed of 200MHz. Furthermore, good
PLL performance is obtained with the smallest dividers
possible, which means solution #4 should provide the
best results.
Figure 21: Frequency Synthesizer Screen
Clicking on Solution #4 highlights the row, and clicking on
Disp/Save Register Values
provides a window with the
final values of key settings. A click on OK then displays a
second window containing register information per the
Register Map. If the solutions are to be saved to a file,
two formats are available: a text format for viewing, and a
data format for loading into the FS6131.
Clicking on
Load Solution into Hardware
(if enabled)
sends the information in an I
2
C format to the FS6131 via
the parallel port. Note: This option is not available under
the Windows NT operating system.
If your operating system can support parallel port com-
munication but the connection cable is not attached, an
error message is displayed: "The FS6131 Hardware was
not detected! "Make sure that it is connected to the LPT#
printer port and that it is properly connected to a +5Volt
power supply."
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FS6282 | DUAL PLL CLOCK GENERATOR IC |
| FS6282-03 | DUAL PLL CLOCK GENERATOR IC |
| FS6M07652RTC | Time-Delay Relay; Contacts:SPST-NO; Time Range:0.2 sec. to 20 sec.; Timing Function:Delay-On-Make; Voltage Rating:120V |
| FS6M07652RTCTU | Fairchild Power Switch(FPS) |
| FS6M07652RTCYDT | Fairchild Power Switch(FPS) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6131-01G | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable Line Lock Clock Generator IC |
| FS6131-01G-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01G-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01I-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK (IND) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01I-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK IND RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。