參數(shù)資料
型號: EVAL-ADUC812QSZ
廠商: Analog Devices Inc
文件頁數(shù): 20/57頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR ADUC812
產(chǎn)品培訓(xùn)模塊: Process Control
標(biāo)準(zhǔn)包裝: 1
系列: QuickStart™ 套件
類型: MCU
適用于相關(guān)產(chǎn)品: ADuC812
所含物品: 評估板、電源、纜線、軟件和說明文檔
REV.
ADuC812
–27–
SPI Interface—Master Mode
In master mode, the SCLOCK pin is always an output and gener-
ates a burst of eight clocks whenever user code writes to the
SPIDAT register. The SCLOCK bit rate is determined by SPR0
and SPR1 in SPICON. It should also be noted that the
SS pin
is not used in master mode. If the ADuC812 needs to assert the
SS pin on an external slave device, a Port digital output pin
should be used.
In master mode a byte transmission or reception is initiated by
a write to SPIDAT. Eight clock periods are generated via the
SCLOCK pin and the SPIDAT byte being transmitted via MOSI.
With each SCLOCK period a data bit is also sampled via
MISO. After eight clocks, the transmitted byte will have been
completely transmitted and the input byte will be waiting in
the input shift register. The ISPI flag will be set automatically
and an interrupt will occur if enabled. The value in the shift
register will be latched into SPIDAT.
SPI Interface—Slave Mode
In slave mode the SCLOCK is an input. The
SS pin must also
be driven low externally during the byte communication.
Transmission is also initiated by a write to SPIDAT. In slave mode,
a data bit is transmitted via MISO and a data bit is received via
MOSI through each input SCLOCK period. After eight clocks,
the transmitted byte will have been completely transmitted and
the input byte will be waiting in the input shift register. The
ISPI flag will be set automatically and an interrupt will occur
if enabled. The value in the shift register will be latched into
SPIDAT only when the transmission/reception of a byte has been
completed. The end of transmission occurs after the eighth
clock has been received if CPHA = 1, or when
SS returns high
if CPHA = 0.
SPIDAT
SPI Data Register
Function
The SPIDAT SFR is written by the
user to transmit data over the SPI
interface or read by user code to read
data just received by the SPI interface.
SFR Address
F7H
Power-On Default Value
00H
Bit Addressable
No
Using the SPI Interface
Depending on the configuration of the bits in the SPICON SFR
shown in Table XI, the ADuC812 SPI interface will transmit or
receive data in a number of possible modes. Figure 25 shows all
possible ADuC812 SPI configurations and the timing relationships
and synchronization between the signals involved. Also shown in
this figure is the SPI interrupt bit (ISPI) and how it is triggered
at the end of each byte wide communication.
MSB
BIT 6
BIT 5 BIT 4
BIT 3
BIT 2
BIT 1 LSB
?
MSB
BIT 6
BIT 5
BIT 4 BIT 3
BIT 2 BIT 1
LSB ?
SCLOCK
(CPOL = 1)
SCLOCK
(CPOL = 0)
SS
SAMPLE INPUT
DATA OUTPUT
ISPI FLAG
SAMPLE INPUT
DATA OUTPUT
ISPI FLAG
(CPHA
=
1)
(CPHA
=
0)
Figure 25. SPI Timing, All Modes
F
相關(guān)PDF資料
PDF描述
ECM30DCWD CONN EDGECARD 60POS DIP .156 SLD
ADR03WARZ-R7 IC VREF SERIES PREC 2.5V 8SOIC
SC43B-1R4 INDUCTOR SMD 1.4UH 2.20A 7.96MHZ
REC5-2415SRWZ/H4/C CONV DC/DC 5W 9-36VIN 15VOUT
VI-J4F-EZ CONVERTER MOD DC/DC 72V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC814MK 制造商:Analog Devices 功能描述:Evaluation Board For Micro-Converter, Small Packag 12-Bit ADC With Embedded Flash MCU 制造商:Analog Devices 功能描述:MICROCONVEMICROCNVRTR, SMALL PACKAG 12-BIT ADC W/ EMBEDDED F - Bulk 制造商:Analog Devices 功能描述:Microcontroller Development Tool
EVAL-ADUC814QS 制造商:Analog Devices 功能描述:8052 ADUC814 QUICKSTART DEV KIT
EVAL-ADUC814QS-U 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk
EVAL-ADUC814QSZ 功能描述:KIT DEV FOR ADUC814 MICROCONVRTR RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC814QSZ 制造商:Analog Devices 功能描述:EVAL BOARD, ADUC814 8052 CORE ANALOG MCU