參數(shù)資料
型號: EVAL-ADUC7024QSZ
廠商: Analog Devices Inc
文件頁數(shù): 78/104頁
文件大?。?/td> 0K
描述: KIT DEV QUICK START ADUC7024
產(chǎn)品培訓模塊: ARM7 Applications & Tools
Intro to ARM7 Core & Microconverters
設計資源: ADUC7024 Dev System Schematic/Brd Outline
7024 Gerber Files
標準包裝: 1
系列: QuickStart™ 套件
類型: MCU
適用于相關(guān)產(chǎn)品: ADuC7024
所含物品: 評估板、電源、纜線、軟件和說明文檔
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 75 of 104
SPI Registers
The following MMR registers are used to control the SPI
interface: SPISTA, SPIRX, SPITX, SPIDIV, and SPICON.
Table 119. SPISTA Register
Name
Address
Default Value
Access
SPISTA
0xFFFF0A00
0x00
R
SPISTA is an 8-bit read-only status register. Only Bit 1 or Bit 4
of this register generates an interrupt. Bit 6 of the SPICON
register determines which bit generates the interrupt.
Table 120. SPISTA MMR Bit Descriptions
Bit
Description
7:6
Reserved.
5
SPIRX data register overflow status bit. Set if SPIRX is
overflowing. Cleared by reading the SPIRX register.
4
SPIRX data register IRQ. Set automatically if Bit 3 or Bit 5
is set. Cleared by reading the SPIRX register.
3
SPIRX data register full status bit. Set automatically if a
valid data is present in the SPIRX register. Cleared by
reading the SPIRX register.
2
SPITX data register underflow status bit. Set auto-
matically if SPITX is underflowing. Cleared by writing in
the SPITX register.
1
SPITX data register IRQ. Set automatically if Bit 0 is clear
or Bit 2 is set. Cleared by writing in the SPITX register or if
finished transmission disabling the SPI.
0
SPITX data register empty status bit. Set by writing to
SPITX to send data. This bit is set during transmission of
data. Cleared when SPITX is empty.
Table 121. SPIRX Register
Name
Address
Default Value
Access
SPIRX
0xFFFF0A04
0x00
R
SPIRX is an 8-bit, read-only receive register.
Table 122. SPITX Register
Name
Address
Default Value
Access
SPITX
0xFFFF0A08
0x00
W
SPITX is an 8-bit, write-only transmit register.
Table 123. SPIDIV Register
Name
Address
Default Value
Access
SPIDIV
0xFFFF0A0C
0x1B
R/W
SPIDIV is an 8-bit, serial clock divider register.
Table 124. SPICON Register
Name
Address
Default Value
Access
SPICON
0xFFFF0A10
0x0000
R/W
SPICON is a 16-bit control register.
Table 125. SPICON MMR Bit Descriptions
Bit
Description
Function
15:13
Reserved
N/A
12
Continuous transfer enable
Set by user to enable continuous transfer. In master mode, the transfer continues until no valid data is
available in the TX register. CS is asserted and remains asserted for the duration of each 8-bit serial transfer
until TX is empty. Cleared by user to disable continuous transfer. Each transfer consists of a single 8-bit
serial transfer. If valid data exists in the SPITX register, then a new transfer is initiated after a stall period.
11
Loop back enable
Set by user to connect MISO to MOSI and test software. Cleared by user to be in normal mode.
10
Slave MISO output enable
Set this bit to disable the output driver on the MISO pin. The MISO pin becomes open drain when this bit is
set. Clear this bit for MISO to operate as normal.
9
Clip select output enable
Set by user in master mode to disable the chip select output. cleared by user to enable the chip select
output.
P1.7 should be configured as CS before SPICON is configured as a master when the chip select output
enabled is also selected.
8
SPIRX overflow overwrite enable
Set by user, the valid data in the RX register is overwritten by the new serial byte received. Cleared by user,
the new serial byte received is discarded.
7
SPITX underflow mode
Set by user to transmit 0. Cleared by user to transmit the previous data.
6
Transfer and interrupt mode
Set by user to initiate transfer with a write to the SPITX register. Interrupt occurs only when TX is empty.
Cleared by user to initiate transfer with a read of the SPIRX register. Interrupt occurs only when RX is full.
5
LSB first transfer enable bit
Set by user, the LSB is transmitted first. Cleared by user, the MSB is transmitted first.
4
Reserved
3
Serial clock polarity mode bit
Set by user, the serial clock idles high. Cleared by user, the serial clock idles low.
2
Serial clock phase mode bit
Set by user, the serial clock pulses at the beginning of each serial bit transfer. Cleared by user, the serial
clock pulses at the end of each serial bit transfer.
1
Master mode enable bit
Set by user to enable master mode. Cleared by user to enable slave mode.
0
SPI enable bit
Set by user to enable the SPI. Cleared by user to disable the SPI.
相關(guān)PDF資料
PDF描述
EVAL-ADUC845QSZ KIT DEV FOR ADUC845 QUICK START
HCM15DRXS CONN EDGECARD 30POS DIP .156 SLD
EVAL-ADUC832QSZ KIT DEV FOR ADUC832 QUICK START
HBM15DRXS CONN EDGECARD 30POS DIP .156 SLD
PCX1H270MCL1GS CAP ALUM 27UF 50V 20% SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC7026QS 制造商:Analog Devices 功能描述:MICROCONTROLLER, PRECISION ANALOG,MULTI-CHANNEL 12-BIT ADC - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT
EVAL-ADUC7026QSP 制造商:Analog Devices 功能描述:Evaluation Board For Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT
EVAL-ADUC7026QSPZ 功能描述:KIT DEV ADUC7026/7027 QUICK PLUS RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
EVAL-ADUC7026QS-U1 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk
EVAL-ADUC7026QSZ 功能描述:KIT DEV FOR ADUC7026/7027 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)