參數(shù)資料
型號： EVAL-ADAU1701MINIZ
廠商： Analog Devices Inc
文件頁數(shù)： 42/53頁
文件大?。?/td> 0K
描述： BOARD EVAL SIGMADSP AUD ADAU1701
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
類型： DSP：音頻
適用于相關(guān)產(chǎn)品： ADAU1701
所含物品： 板，線纜
產(chǎn)品目錄頁面： 776 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： ADAU1701JSTZ-RL-ND - IC AUDIO PROC 2ADC/4DAC 48-LQFP
ADAU1701JSTZ-ND - IC AUDIO PROC 2ADC/4DAC 48-LQFP
其它名稱： ADAU1701MINIBZ
ADAU1701MINIBZ-ND
ADAU1701MINIZ
ADAU1701MINIZ-ND
ADAU1701
Rev. B | Page 46 of 52
The serial data clocks need to be synchronous with the ADAU1701
master clock input.
The input control register allows control of clock polarity and
data input modes. The valid data formats are I2S, left-justified,
right-justified (24-/20-/18-/16-bit), and 8-channel TDM. In all
modes except for the right-justified modes, the serial port accepts
an arbitrary number of bits up to a limit of 24. Extra bits do not
cause an error, but they are truncated internally. Proper operation
of the right-justified modes requires that there be exactly 64 BCLKs
per audio frame. The TDM data is input on SDATA_IN0. The
LRCLK in TDM mode can be input to the ADAU1701 either as
a 50/50 duty cycle clock or as a bit-wide pulse.
In TDM mode, the ADAU1701 can be a master for 48 kHz and
96 kHz data, but not for 192 kHz data. Table 63 lists the modes
in which the serial output port can function.
Table 63. Serial Output Port Master/Slave Mode Capabilities
fS
2-Channel Modes
(I2S, Left Justified,
Right Justified)
8-Channel TDM
48 kHz
Master and slave
96 kHz
Master and slave
192 kHz
Master and slave
Slave only
The output control registers allow the user to control clock
polarities, clock frequencies, clock types, and data format. In all
modes except for the right-justified modes (MSB delayed by 8,
12, or 16 bits), the serial port accepts an arbitrary number of
bits up to a limit of 24. Extra bits do not cause an error, but are
truncated internally. Proper operation of the right-justified modes
requires the LSB to align with the edge of the LRCLK. The default
settings of all serial port control registers correspond to 2-channel
I2S mode. All register settings apply to both master and slave
modes unless otherwise noted.
The function of each multipurpose pin in serial data port mode
is shown in Table 64. Pin MP0 to Pin MP5 support digital data
input to the ADAU1701, and Pin MP6 to Pin MP11 handle digital
data output from the DSP. The configuration of the serial data
input port is set in the serial input control register (Table 50), and
the configuration of the corresponding output port is controlled
with the serial output control register (Table 48). The clocks of
the input port function only as slaves, whereas the output port
clocks can be set to function as either masters or slaves. The
INPUT_LRCLK (MP4) and INPUT_BCLK (MP5) pins are
used to clock the SDATA_INx (MP0 to MP3) signals, and the
OUTPUT_LRCLK (MP10) and OUTPUT_BCLK (MP11) pins
are used to clock the SDATA_OUTx (MP6 to MP9) signals.
If an external ADC is connected as a slave to the ADAU1701,
use both the input and output port clocks. The OUTPUT_LRCLK
(MP10) and OUTPUT_BCLK (MP11) pins must be set to master
mode and connected externally to the INPUT_LRCLK (MP4)
and INPUT_BCLK (MP5) pins as well as to the external ADC
clock input pins. The data is output from the external ADC into
the SigmaDSP on one of the four SDATA_INx pins (MP0 to MP3).
Connections to an external DAC are handled exclusively with the
output port pins. The OUTPUT_LRCLK and OUTPUT_BCLK
pins can be set to function as either masters or slaves, and the
SDATA_OUTx pins are used to output data from the SigmaDSP
to the external DAC.
Table 65 describes the proper configurations for standard audio
data formats.
Table 64. Multipurpose Pin Serial Data Port Functions
Multipurpose Pin
Function
MP0
SDATA_IN0/TDM_IN
MP1
SDATA_IN1
MP2
SDATA_IN2
MP3
SDATA_IN3
MP4
INPUT_LRCLK (slave only)
MP5
INPUT_BCLK (slave only)
MP6
SDATA_OUT0/TDM_OUT
MP7
SDATA_OUT1
MP8
SDATA_OUT2
MP9
SDATA_OUT3
MP10
OUTPUT_LRCLK (master or slave)
MP11
OUTPUT_BCLK (master or slave)
Table 65. Data Format Configurations
Format
LRCLK Polarity
LRCLK
Type
BCLK Polarity
MSB Position
Frame begins on falling edge
Clock
Data changes on falling edge
Delayed from LRCLK edge
by 1 BCLK
Left-Justified (Figure 33)
Frame begins on rising edge
Clock
Data changes on falling edge
Aligned with LRCLK edge
Right-Justified (Figure 34)
Frame begins on rising edge
Clock
Data changes on falling edge
Delayed from LRCLK edge
by 8, 12, or 16 BCLKs
TDM with Clock (Figure 35)
Frame begins on falling edge
Clock
Data changes on falling edge
Delayed from start of word clock
by 1 BCLK
TDM with Pulse (Figure 36)
Frame begins on rising edge
Pulse
Data changes on falling edge
Delayed from start of word clock
by 1 BCLK
相關(guān)PDF資料
PDF描述
RBA15DTMI CONN EDGECARD 30POS R/A .125 SLD
V300C24C75BF2 CONVERTER MOD DC/DC 24V 75W
BQ2057DGKRG4 IC LI-ION LDO CHRG MGMT 8-MSOP
AIUR-06-821K INDUCTOR POWER 820UH 10% T/H
RBA15DTBI CONN EDGECARD 30POS R/A .125 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1701MINIZ 制造商:Analog Devices 功能描述:ADAU1701MINIZ EvaluationBoard
EVAL-ADAU1702EB 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs
EVAL-ADAU1702EBZ 制造商:Analog Devices 功能描述:EVALBRD SIGMADSP28/56-B AUDIOPR2ADC/4DAC - Bulk
EVAL-ADAU1761Z 功能描述:BOARD EVAL FOR ADAU1761 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
EVAL-ADAU1781Z 功能描述:BOARD EVAL FOR ADAU1781 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*