參數(shù)資料
型號(hào)： EVAL-AD7760EDZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 28/37頁(yè)
文件大小： 0K
描述： BOARD EVAL CONTROL AD7760
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 24
采樣率（每秒）： 2.5M
數(shù)據(jù)接口： 并聯(lián)
輸入范圍： ±3.25 Vpp
在以下條件下的電源（標(biāo)準(zhǔn)）： 958mW @ 2.5MSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7760
已供物品： 板，CD
AD7760
Rev. A | Page 33 of 36
AD7760 REGISTERS
The AD7760 has a number of user-programmable registers. The control registers are used to set the decimation rate, the filter configuration, the
clock divider, and so on. There are also digital gain, offset, and overrange threshold registers. Writing to these registers involves writing
the register address first, then a 16-bit data-word. Register addresses, details of individual bits, and default values are given in this section.
CONTROL REGISTER 1—ADDRESS 0x0001
Default Value 0x001A
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DL_
FILT
RD
OVR
RD
GAIN
RD
OFF
RD
STAT
0
SYNC
FLEN3
FLEN2
FLEN1
FLEN0
BYP F3
BYP F1
DEC2
DEC1
DEC0
Table 15. Bit Descriptions of Control Register 1
Bit
Mnemonic
Description
15
DL_FILT1
Download Filter. Before downloading a user-defined filter, this bit must be set. The filter length bits must
also be set at this time. The write operations that follow are interpreted as the user coefficients for the FIR
filter until all the coefficients and the checksum have been written.
14
RD OVR1, 2
Read Overrange. If this bit has been set, the next read operation outputs the contents of the overrange
threshold register instead of a conversion result.
13
Read Gain. If this bit has been set, the next read operation outputs the contents of the digital gain register.
12
Read Offset. If this bit has been set, the next read operation outputs the contents of the digital offset register.
11
RD STAT1, 2
Read Status. If this bit has been set, the next read operation outputs the contents of the status register.
10
0
0 must be written to this bit.
9
SYNC1
Synchronize. Setting this bit initiates an internal synchronization routine. Setting this bit simultaneously on
multiple devices synchronizes all filters.
8 to 5
FLEN [3:0]
Filter Length Bits. These bits must be set when the DL_FILT bit is set before a user-defined filter is downloaded.
4
BYP F3
Bypass Filter 3. If this bit is 0, Filter 3 (programmable FIR) is bypassed.
3
BYP F1
Bypass Filter 1. If this bit is 0, Filter 1 is bypassed. This should only occur when the user requires unfiltered
modulator data to be output.
2 to 0
DEC [2:0]
Decimation Rate. These bits set the decimation rate of Filter 2. All 0s implies that the filter is bypassed. A value
of 1 corresponds to 2× decimation, a value of 2 corresponds to 4× decimation, and so on, up to the maximum
value of 5, corresponding to 32× decimation.
1 Bit 15 to Bit 9 are self-clearing bits.
2 Only one of the bits from Bit 14 to Bit 11 can be set in any write operation because it determines the contents of the next read operation.
CONTROL REGISTER 2—ADDRESS 0x0002
Default Value After RESET: 0x009B
Recommended register setting for power-up and normal operation using clock divide-by-2 (CDIV = 0) mode: 0x0002
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
CDIV
0
PD
LPWR
1
D1PD
Table 16. Bit Descriptions of Control Register 2
Bit
Mnemonic
Description
5
CDIV
Clock Divider Bit. This sets the divide ratio of the MCLK signal to produce the internal ICLK. Setting CDIV = 0 divides the
MCLK by 2. If CDIV = 1, the ICLK frequency is equal to the MCLK.
3
PD
Power Down. Setting this bit powers down the AD7760, reducing the power consumption to 6.35 mW.
2
LPWR
Low Power. If this bit is set, the AD7760 is operating in a low power mode. The power consumption is reduced for a 6 dB
reduction in noise performance.
1
Write 1 to this bit.
0
D1PD
Differential Amplifier Power Down. Setting this bit powers down the on-chip differential amplifier.
相關(guān)PDF資料
PDF描述
GCM22DCMD CONN EDGECARD 44POS .156 WW
REC5-4815DRW/H2/C CONV DC/DC 5W 36-72VIN +/-15VOUT
ISL5861EVAL2 EVALUATION PLATFORM ISL5861 TSSO
REC5-4815DRW/H2/A CONV DC/DC 5W 36-72VIN +/-15VOUT
GCA18DTMN CONN EDGECARD 36POS R/A .125 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7762EB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
EVAL-AD7762EBZ 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
EVAL-AD7762EDZ 功能描述:BOARD EVAL CONTROL AD7762 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7763EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7763EBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*