- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17050 > EVAL-AD7760EDZ (Analog Devices Inc)BOARD EVAL CONTROL AD7760 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7760EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL CONTROL AD7760 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 2.5M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 輸入范圍： | ±3.25 Vpp |
| 在以下條件下的電源（標準）： | 958mW @ 2.5MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7760 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
AD7760
Rev. A | Page 20 of 36
MODULATOR DATA OUTPUT MODE INTERFACE
The AD7760 can be configured in modulator data output mode
(bypassing the default decimation filtering) by writing 0 to each
of the bits contained in Control Register 1: BYP F1, BYP F3,
and DEC [2:0]. This will bypass all digital decimation filtering
offered by the AD7760. See the AD7760 Registers section for
further details.
When the AD7760 is operating in modulator data output mode,
a different parallel interfacing scheme than that used for config-
urations, where the AD7760’s data output is filtered is necessary.
The data output rate depends on the clock divider ratio that is
used. When the CDIV bit in Control Register 2 is set to logic
high, data is output at the MCLK frequency. If the CDIV bit is
set to logic low, data is output at a frequency of MCLK/2. See
the Clocking the AD7760 section.
CLOCK DIVIDE-BY-1 MODE (CDIV = 1)
When obtaining data from the AD7760 in modulator output
mode, both the RD/WR and CS lines must be held low. This
brings the data bus out of its high impedance state. Figure 43
shows the timing diagram for reading data in the modulator data
output mode when operating with CDIV = 1 (that is, ICLK =
MCLK). A DRDY pulse is generated for each word. The data on
each of the 16 data output pins, D [15:0], is valid on the rising
edge of the DRDY pulse. The DRDY pulse can be used to latch
the modulator data into a FIFO or as a DMA control signal. Shortly
after the RD/WR and CS lines return high, the AD7760 stops
outputting data and the data bus returns to high impedance.
CLOCK DIVIDE-BY-2 MODE (CDIV = 0)
When operating in modulator output mode with CDIV = 0
(that is, ICLK = MCLK/2), the frequency of the DRDY signal
created is half that of the MCLK frequency input to the device.
The timing scheme that is used when CDIV = 0 depends on the
number of MCLK cycles that occur between RESET and SYNC.
If the number of MCLK cycles (n) between the rising edge of
RESET and the rising edge of SYNC (see Figure 44) is an even
value, use the interface timing shown in Figure 43. If n is an odd
value, use the interface timing shown in Figure 45.
t9
t10
t14
t11
t12
t13
DRDY
CS, RD/WR
D[0:15]
INVALID DATA
MOD DATA M
MOD DATA M + 1
MOD D...
04
97
5-
0
50
Figure 43. AD7760 Modulator Output Mode (CDIV = 1) and (CDIV = 0, n is even)
MCLK
RESET
SYNC
n×
tMCLK
04
975
-05
1
Figure 44. AD7760 Relative Timing Between RESET and SYNC in Modulator Output Mode CDIV = 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCM22DCMD | CONN EDGECARD 44POS .156 WW |
| REC5-4815DRW/H2/C | CONV DC/DC 5W 36-72VIN +/-15VOUT |
| ISL5861EVAL2 | EVALUATION PLATFORM ISL5861 TSSO |
| REC5-4815DRW/H2/A | CONV DC/DC 5W 36-72VIN +/-15VOUT |
| GCA18DTMN | CONN EDGECARD 36POS R/A .125 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7762EB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7762EBZ | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7762EDZ | 功能描述:BOARD EVAL CONTROL AD7762 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7763EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7763EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。