參數(shù)資料
型號(hào)： EVAL-AD7262EDZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 18/33頁(yè)
文件大小： 0K
描述： BOARD EVAL CONTROL AD7262
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 2
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： 串行
輸入范圍： 5 Vpp
在以下條件下的電源（標(biāo)準(zhǔn)）： 120mW @ 1MSPS
工作溫度： -40°C ~ 105°C
已用 IC / 零件： AD7262
已供物品： 板，CD
AD7262
Rev. 0 | Page 24 of 32
ON-CHIP REGISTERS
The AD7262/AD7262-5 contain a control register, two offset
registers for storing the offsets for each ADC, and two external
gain registers for storing the gain error. The control register and
the offset and gain registers are read and write registers. On
power-up, all registers in the AD7262/AD7262-5 are set to 0.
Addressing the On-Chip Registers
Writing to a Register
Data is loaded from the PD0/DIN pin of the AD7262/AD7262-5
on the falling edge of SCLK when CS is in a logic low state. Four
address bits and 12 data bits must be clocked into the device.
Thus, on the 16th falling SCLK edge, the LSB is clocked into the
AD7262/AD7262-5. One more SCLK cycle is then required to
write to the internal device registers. In total, 17 SCLK cycles
are required to successfully write to the AD7262/AD7262-5.
The control and offset registers are 12-bits registers; the gain
registers are 7-bit registers.
When writing to a register, the user must first write the address
bits corresponding to the selected register. Table 11 shows the
decoding of the address bits. The four RD bits are written MSB
first, that is, RD3 followed by RD2, RD1, and RD0. The
AD7262/AD7262-5 decodes these bits to determine which
register is being addressed. The subsequent 12 bits of data are
written to the addressed register.
When writing to the external gain registers, the seven bits of
data immediately after the four address bits are written to the
register. However, 17 SCLK cycles are still required, and the
PD0/DIN pin of the AD7262/AD7262-5 should be tied low for
the five additional clock cycles.
Table 11. Read and Write Register Addresses
RD3
RD2
RD1
RD0
Comment
0
ADC result (default)
0
1
Control register
0
1
0
Offset ADC A internal
0
1
Offset ADC B internal
0
1
0
Gain ADC A external
0
1
0
1
Gain ADC B external
Reading from a Register
The internal offset of the device, which has been measured by
the AD7262/AD7262-5 and stored in the on-chip registers
during the calibration, can be read back by the user. The
content of the external gain registers can also be read. To read
the content of any register, the user must first write to the
control register by writing 0001 to the WR3 to WR0 bits via the
PD0/DIN pin, as outlined in Table 10. The next four bits in the
control register are the RD bits, which are used to select the
desired register from which to read. The appropriate 4-bit address
for each of the offset and gain registers is outlined in Table 11.
The remaining eight SCLK cycles bits are used to set the
remaining bits in the control register to the desired state for the
next ADC conversion.
The 19th SCLK falling edge clocks out the first data bit of the
digital code corresponding to the value stored in the selected
internal device register on the DOUTA pin. DOUTB outputs the
conversion result from ADC B. Once the selected register has
been read, the control register must be reset to output the ADC
results for future conversions. This is achieved by writing 0001
to the WR3 to WR0 bits, followed by 0000 to the RD bits. The
remaining eight bits in the control register should then be set to
the required configuration for the next ADC conversion.
CS
SCLK
DOUTA
PD0/DIN
10
14
16
THREE-STATE
11
12
13
17
THREE-
STATE
15
DB10A
DB11A
DB0A
18
19
20
30
31
THREE-STATE
RD1
RD0
MSB DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
RD2
RD3
t2
t8
t
QUIET
9
8
7
6
5
4
3
2
1
t13
t14
07
60
6-
0
31
Figure 31. Timing Diagram for Writing to a Register
CS
SCLK
DOUTA
PD0/DIN
10
14
16
THREE-STATE
11
12
13
17
THREE-
STATE
15
DB10A
DB11A
DB0A
18
20
19
30
31
THREE-STATE
0
1
RD3
RD2
RD1
RD0
0
t2
t13
t14
t8
tQUIET
9
8
7
6
5
4
3
2
1
07
60
6-
0
32
Figure 32. Timing Diagram for a Read Operation with PD0/DIN as an Input
相關(guān)PDF資料
PDF描述
VE-212-EY CONVERTER MOD DC/DC 15V 50W
EBC20DREH-S734 CONN EDGECARD 40POS .100 EYELET
VE-J1P-EY CONVERTER MOD DC/DC 13.8V 50W
EEC17DRAS-S734 CONN EDGECARD 34POS .100 R/A PCB
VI-J1P-EY CONVERTER MOD DC/DC 13.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7264EDZ 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7265CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
EVAL-AD7265CB1 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
EVAL-AD7265EDZ 功能描述:BOARD EVAL FOR AD7265 A/D CONV RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7266CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*