參數(shù)資料
型號： EVAL-AD7262EDZ
廠商： Analog Devices Inc
文件頁數(shù)： 16/33頁
文件大?。?/td> 0K
描述： BOARD EVAL CONTROL AD7262
標準包裝： 1
ADC 的數(shù)量： 2
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： 串行
輸入范圍： 5 Vpp
在以下條件下的電源（標準）： 120mW @ 1MSPS
工作溫度： -40°C ~ 105°C
已用 IC / 零件： AD7262
已供物品： 板，CD
AD7262
Rev. 0 | Page 22 of 32
MODES OF OPERATION
The AD7262/AD7262-5 allow the user to choose between two
modes of operation, pin-driven mode and control register mode.
PIN-DRIVEN MODE
In pin-driven mode, the user can select the gain of the PGA, the
power-down mode, internal or external reference, and initiate
a calibration of the offset for both ADC A and ADC B. These
functions are implemented by setting the logic levels on the gain
pins (G3 to G0), the power-down pins (PD2 to PD0), the REFSEL
pin, and the CAL pin, respectively.
The logic state of Pin G3 to Pin G0 determines which mode of
operation is selected. Pin-driven mode is selected if at least one
of the gain pins is set to a logic high state. Alternatively, if all
four gain pins are connected to a logic low, the control register
mode of operation is selected.
GAIN SELECTION
The on-board PGA allows the user to select from 14 program-
mable gain stages: ×1, ×2, ×3, ×4, ×6, ×8, ×12, ×16, ×24, ×32,
×48, ×64, ×96, and ×128. The PGA accepts fully differential
analog signals and provides three key functions, which include
selecting gains for small amplitude input signals, driving the
ADCs switched capacitive load, and buffering the source from
the switching effects of the SAR ADCs. The AD7262/AD7262-5
offer the user great flexibility in user interface, providing gain
selection via the control register or by driving the gain pins to
the desired logic state. The AD7262/AD7262-5 have four gain
pins, G3, G2, G1 and G0, as shown in Figure 3. Each gain setting
is selected by setting up the appropriate logic state on each of
the four gain pins, as outlined in Table 6. If all four gain pins are
connected to a logic low level, the part is put in control register
mode and the gain settings are selected via the control register.
Table 6. Gain Selection
G3
G2
G1
G0
Gain
0
Software control
via control register
0
1
0
1
0
2
0
1
3
0
1
0
4
0
1
0
1
6
0
1
0
8
0
1
12
1
0
16
1
0
1
24
1
0
1
0
32
1
0
1
48
1
0
64
1
0
1
96
1
0
128
POWER-DOWN MODES
The AD7262/AD7262-5 offer the user a number of power-down
options to enable individual device components to be powered
down independently. These options can be chosen to optimize
the power dissipation for different application requirements.
The power-down modes can be selected by either programming
the device via the control register or by driving the PD pins to
the appropriate logic levels. By setting the PD pins to a logic low
level when in pin-driven mode, all four comparators and both
ADCs can be powered down. The PD2 and PD0 pins must be
set to logic high and the PD1 pin set to logic low to power up all
circuitry on the AD7262/AD7262-5. The PD pin configurations
for the various power-down options are outlined in Table 7.
Table 7. Power-Down Modes
PD2
PD1
PD0
Comparator A,
Comparator B
Comparator C,
Comparator D
ADC A,
ADC B
0
Off
0
1
Off
On
0
1
0
Off
On
Off
0
1
On
Off
1
0
On
Off
1
0
1
On
11
Off
1 PD2 = PD1 = PD0 = 1 resets the AD7262/AD7262-5 when in pin-driven mode
only.
The AVCC and VDRIVE supplies must continue to be supplied to
the AD7262/AD7262-5 when the comparators are powered up
but the ADCs are powered-down. External diodes can be used
from the CA_CBVCC and/or CC_CDVCC to both the AVCC and the
VDRIVE supplies to ensure they retain a supply at all instances.
The AD7262/AD7262-5 can be reset in pin-driven mode only
by setting the PDx pins to a logic high state. When the device is
reset, all the registers are cleared and the four comparators and
the two ADCs are left powered down.
In normal mode of operation with the ADCs and comparators
powered on, the CA_CBVCC/CC_CDVCC supply and the AVCC
supply can be at different voltage levels, as indicated in Table 1.
When the comparators on the AD7262/AD7262-5 are in power-
down mode, and the CA_CBVCC/CC_CDVCC supplies are at a
potential 0.3 V greater than or less than the AVCC supply, the
supplies consume more current than would be the case if both
sets of supplies were at the same potential. This configuration
does not damage the AD7262/AD7262-5 but results in additional
current flowing in any or all of the AD7262/AD7262-5 supply
pins. This is due to ESD protection diodes within the device. In
applications where power consumption in power-down mode is
critical, it is recommended that the CA_CBVCC/CC_CDVCC supply
and the AVCC supply be held at the same potential.
相關PDF資料
PDF描述
VE-212-EY CONVERTER MOD DC/DC 15V 50W
EBC20DREH-S734 CONN EDGECARD 40POS .100 EYELET
VE-J1P-EY CONVERTER MOD DC/DC 13.8V 50W
EEC17DRAS-S734 CONN EDGECARD 34POS .100 R/A PCB
VI-J1P-EY CONVERTER MOD DC/DC 13.8V 50W
相關代理商/技術參數(shù)
參數(shù)描述
EVAL-AD7264EDZ 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7265CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
EVAL-AD7265CB1 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
EVAL-AD7265EDZ 功能描述:BOARD EVAL FOR AD7265 A/D CONV RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7266CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*