參數(shù)資料
型號(hào): EPF10K100EQI208-2
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場(chǎng)可編程門陣列(FPGA)
文件頁(yè)數(shù): 9/120頁(yè)
文件大?。?/td> 1901K
代理商: EPF10K100EQI208-2
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
106
Altera Corporation
FLEX 10KE Embedded Programmable Logic Family Data Sheet
Notes to tables:
(1)
All pins that are not listed are user I/O pins.
(2)
EPF10K50E, EPF10K100E, and EPF10K100B devices are pin-compatible with the EPF10K130E devices in the same
package if pins 20, 76, and 159 are connected to VCCINT. The MAX+PLUS II software performs this function
automatically when future migration is set.
(3)
EPF10K50E, EPF10K100E, and EPF10K100B devices are pin-compatible with the EPF10K200E devices in the same
package if pins 20, 40, 76, 139, 159, 187, and 225 are connected to VCCINT. The MAX+PLUS II software performs this
function automatically when future migration is set.
(4)
This pin is a dedicated pin; it is not available as a user I/O pin.
(5)
This pin can be used as a user I/O pin if it is not used for its device-wide or configuration function.
(6)
This pin can be used as a user I/O pin after configuration.
(7)
This pin is tri-stated in user mode.
(8)
The optional JTAG pin TRST is not used in the 144-pin TQFP package.
(9)
This pin drives the ClockLock and ClockBoost circuitry.
(10) This pin shows the status of the ClockLock and ClockBoost circuitry. When the ClockLock and ClockBoost circuitry
is locked to the incoming clock and generates an internal clock, LOCK is driven high. LOCK remains high if a periodic
clock stops clocking. The LOCK function is optional; if the LOCK output is not used, this pin is a user I/O pin.
(11) This pin is the power or ground for the ClockLock and ClockBoost circuitry. To ensure noise resistance, the power
and ground supply to the ClockLock and ClockBoost circuitry should be isolated from the power and ground to the
rest of the device. If the ClockLock or ClockBoost circuitry is not used, this power or ground pin should be
connected to VCCINT or GNDINT, respectively.
(12) When using the EPF10K100B device, connect this pin to VCCINT.
(13) When using the EPF10K100B device, connect this pin to GNDINT.
(14) The user I/O pin count includes dedicated input pins, dedicated clock pins, and all I/O pins.
Tables 87 through 89 show the dedicated pin-outs for FLEX 10KE devices
in 256-pin FineLine BGA, 484-pin FineLine BGA, and 672-pin FineLine
BGA packages.
Table 87. FLEX 10KE FineLine BGA Device Pin-Outs (Part 1 of 4)
Pin Name
256-Pin
FineLine BGA
EPF10K30E
256-Pin
FineLine BGA
EPF10K50E
EPF10K50S
EPF10K100E
EPF10K100B
484-Pin
FineLine BGA
EPF10K30E
MSEL0
P1
U4
MSEL1
R1
V4
nSTATUS
T16
W19
nCONFIG
N4
T7
DCLK
B2
E5
CONF_DONE
C15
F18
INIT_DONE
G16
K19
nCE
B1
E4
nCEO
B16
E19
nWS
B14
E17
nRS
C14
F17
相關(guān)PDF資料
PDF描述
EPF10K100EQI208-2DX ASIC
EPF10K100EQI208-3DX ASIC
EPF10K130EBC600-1X Field Programmable Gate Array (FPGA)
EPF10K130EBC600-2 Field Programmable Gate Array (FPGA)
EPF10K130EBC600-2X Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K100EQI208-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI208-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC