參數(shù)資料
型號: EPF10K100EQI208-2
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 109/120頁
文件大?。?/td> 1901K
代理商: EPF10K100EQI208-2
Altera Corporation
89
FLEX 10KE Embedded Programmable Logic Family Data Sheet
Notes to tables:
(1)
All timing parameters are described in Tables 24 through 30 enthuse data sheet.
(2)
These parameters are specified by characterization.
(3)
EPF10K50S timing values are preliminary.
(4)
This parameter is measured without use of the ClockLock or ClockBoost circuits.
(5)
This parameter is measured with use of the ClockLock or ClockBoost circuits.
Table 74. EPF10K50S External Bidirectional Timing Parameters
Symbol
Speed Grade
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
tINSUBIDIR (4)
2.8
3.2
4.2
ns
tINHBIDIR (4)
0.0
ns
tOUTCOBIDIR (4)
2.0
4.5
2.0
5.2
2.0
7.3
ns
tXZBIDIR (4)
6.7
7.7
10.0
ns
tZXBIDIR (4)
6.7
7.7
10.0
ns
tINSUBIDIR (5)
3.8
4.2
ns
tINHBIDIR (5)
0.0
ns
tOUTCOBIDIR (5)
0.5
3.5
0.5
4.2
––
tXZBIDIR (5)
5.7
6.7
ns
tZXBIDIR (5)
5.7
6.7
ns
Table 75. EPF10K200S Device Internal & External Timing Parameters (Part 1 of 2)
Symbol
Speed Grade
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
tLUT
0.6
0.8
1.2
ns
tCLUT
0.4
0.5
0.6
ns
tRLUT
0.6
0.7
0.9
ns
tPACKED
0.3
0.5
ns
tEN
0.4
0.5
0.6
ns
tCICO
0.2
0.3
ns
tCGEN
0.4
0.6
ns
tCGENR
0.2
0.3
ns
tCASC
0.7
0.8
1.2
ns
tC
0.5
0.6
0.8
ns
tCO
0.5
0.6
0.8
ns
tCOMB
0.3
0.6
0.8
ns
相關(guān)PDF資料
PDF描述
EPF10K100EQI208-2DX ASIC
EPF10K100EQI208-3DX ASIC
EPF10K130EBC600-1X Field Programmable Gate Array (FPGA)
EPF10K130EBC600-2 Field Programmable Gate Array (FPGA)
EPF10K130EBC600-2X Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K100EQI208-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI208-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC