![](http://datasheet.mmic.net.cn/Maxim-Integrated-Products/DS3164-_datasheet_97074/DS3164-_379.png)
DS3161/DS3162/DS3163/DS3164
Table 18-6. System Interface Level 3 Timing
(VDD = 3.3V ±5%, Tj = -40°C to +125°C.)
SIGNAL NAME(S)
SYMBOL
DESCRIPTION
MIN TYP
MAX
UNITS NOTES
RSCLK and TSCLK
f1
Clock Frequency (1/t1)
0
66
MHz
1
RSCLK and TSCLK
t2/t1
Clock Duty Cycle
40
50
60
%
1
RSCLK and TSCLK
t3
Rise/Fall Times
2
ns
1,2
RADR and
REN
t5
Hold Time from RSCLK
0
ns
1
RADR and
REN
t6
Setup Time to RSCLK
3.5
ns
1
RDATA, RPRTY,
RPXA, RSOX, REOP,
RVAL, RMOD, and
RERR
t7
Delay from RSCLK
2
9.5
ns
1,3
TDATA, TPRTY,
TADR,
TEN, TSOX,
TEOP, TMOD, and
TERR
t5
Hold Time from TSCLK
0
ns
1
TDATA, TPRTY,
TADR,
TEN, TSOX,
TEOP, TMOD, and
TERR
t6
Setup Time to TSCLK
3.5
ns
1
TPXA and TSPA
t7
Delay from TSCLK
2
9.5
ns
1,3
Note 1:
The input/output timing reference level for all signals is VDD/2.
Note 2:
Rise and fall times are measured at output side with the output unloaded. Rise time is measured from 20% to 80% VOH. Fall time
is measured from 80% to 20% VOH.
Note 3:
These times are met with a 30pF, 300
load on the associated output pin.