參數資料
型號： DS2151QN
廠商： Maxim Integrated Products
文件頁數： 35/60頁
文件大小： 0K
描述： IC TXRX T1 1-CH 5V LP IND 44PLCC
標準包裝： 1
功能： 單芯片收發(fā)器
接口： T1
電路數： 1
電源電壓： 4.75 V ~ 5.25 V
電流 - 電源： 65mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 44-LCC（J 形引線）
供應商設備封裝： 44-PLCC（16.59x16.59）
包裝： 管件
包括： 警報檢測器和發(fā)生器，CSU 回路代碼發(fā)生器和檢測器，DSX-1和CSU 線路補償發(fā)生器
DS2151Q
40 of 60
13.1 Receive Clock and Data Recovery
The DS2151Q contains a digital clock recovery system. See Figure 1-1 and Figure 13-1 for more details.
The DS2151Q couples to the receive T1 twisted pair via a 1:1 transformer. See Table 13-3 for
transformer details. The DS2151Q automatically adjusts to the T1 signal being received at the RTIP and
RRING pins and can handle T1 lines from 0 feet to over 6000 feet in length. The crystal attached at the
XTAL1 and XTAL2 pins is multiplied by 4 via an internal PLL and fed to the clock recovery system. The
clock recovery system uses both edges of the clock from the PLL circuit to form a 32 times oversampler
which is used to recover the clock and data. This oversampling technique offers outstanding jitter
tolerance (see Figure 13-2). The EGL bit in the Line Interface Control Register is used to limit the
sensitivity of the receiver in the DS2151Q. For most CPE applications, a receiver sensitivity of -30dB is
wholly sufficient and hence the EGL bit should be set to 1. In some applications, more sensitivity than
-30dB may be required and the DS2151Q will allow the receiver to go as low as -36dB if the EGL bit is
set to 0. However, when the EGL bit is set to 0, the DS2151Q will be more susceptible to crosstalk and its
jitter tolerance will suffer.
Normally, the clock that is output at the RCLK pin is the recovered clock from the T1 AMI waveform
presented at the RTIP and RRING inputs. When no AMI signal is present at RTIP and RRING, a Receive
Carrier Loss (RCL) condition will occur and the RCLK can be sourced from either the ACLKI pin or
from the crystal attached to the XTAL1 and XTAL2 pins. The DS2151Q will sense the ACLKI pin to
determine if a clock is present. If no clock is applied to the ACLKI pin, then it should be tied to RVSS to
prevent the device from falsely sensing a clock. See Table 13-1. If the jitter attenuator is either placed in
the transmit path or is disabled, the RCLK output can exhibit short high cycles of the clock. This is due to
the highly oversampled digital clock recovery circuitry. If the jitter attenuator is placed in the receive path
(as is the case in most applications), the jitter attenuator restores the RCLK to being close to 50% duty
cycle. See the receive AC timing characteristics in Section 16 for more details.
Table 13-1. Source of RCLK Upon RCL
ACLKI PRESENT?
RECEIVE SIDE JITTER
ATTENUATOR
TRANSMIT SIDE JITTER
ATTENUATOR
Yes
ACLKI via the jitter attenuator
ACLKI
No
Centered crystal
TCLK via the jitter attenuator
相關PDF資料
PDF描述
DS2152L+ IC TXRX T1 1CHIP ENHNCD 100-LQFP
DS2153Q-A7+T&R IC TXRX E1 1-CHIP 5V 44-PLCC
DS2154LNA2+ IC TXRX E1 5V 100-LQFP
DS2154L IC TXRX E1 1CHIP 5V ENH 100-LQFP
DS2155LN IC TXRX T1/E1/J1 1-CHIP 100-LQFP
相關代理商/技術參數
參數描述
DS2151QN/T&R+ 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel
DS2151QN/T&R 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2151QNB 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2151QNB/T&R 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B IND - Tape and Reel
DS2151QNB/T&R 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*