參數(shù)資料
型號(hào): DS2151QN
廠商: Maxim Integrated Products
文件頁數(shù): 24/60頁
文件大小: 0K
描述: IC TXRX T1 1-CH 5V LP IND 44PLCC
標(biāo)準(zhǔn)包裝: 1
功能: 單芯片收發(fā)器
接口: T1
電路數(shù): 1
電源電壓: 4.75 V ~ 5.25 V
電流 - 電源: 65mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.59x16.59)
包裝: 管件
包括: 警報(bào)檢測器和發(fā)生器,CSU 回路代碼發(fā)生器和檢測器,DSX-1和CSU 線路補(bǔ)償發(fā)生器
DS2151Q
30 of 60
7 FDL/FS EXTRACTION AND INSERTION
The DS2151Q can extract/insert data from/into the Facility Data Link (FDL) in the ESF framing mode
and from/into Fs bit position in the D4 framing mode. Since SLC-96 utilizes the Fs bit position, this
capability can also be used in SLC-96 applications. The operation of the receive and transmit sections
will be discussed separately.
7.1 Receive Section
In the receive section, the recovered FDL bits or Fs bits are shifted bit-by-bit into the Receive FDL
register (RFDL). Since the RFDL is 8 bits in length, it will fill up every 2ms (8 times 250
s). The
DS2151Q will signal an external microcontroller that the buffer has filled via the SR2.4 bit. If enabled via
IMR2.4, the INT2 pin will toggle low indicating that the buffer has filled and needs to be read. The user
has 2ms to read this data before it is lost. If the byte in the RFDL matches either of the bytes programmed
into the RFDLM1 or RFDLM2 registers, then the SR2.2 bit will be set to a 1 and the INT2 pin will be
toggled low if enabled via IMR2.2. This feature allows an external microcontroller to ignore the FDL or
Fs pattern until an important event occurs.
The DS2151Q also contains a 0 destuffer that is controlled via the CCR2.0 bit. In both ANSI T1.403 and
TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states
that no more than five 1s should be transmitted in a row so that the data does not resemble an opening or
closing flag (01111110) or an abort signal (11111111). If enabled via CCR2.0, the DS2151Q will
automatically look for five 1s in a row, followed by a 0. If it finds such a pattern, it will automatically
remove the 0. If the 0 destuffer sees six or more 1s in a row followed by a 0, the 0 is not removed. The
CCR2.0 bit should always be set to a 1 when the DS2151Q is extracting the FDL. More on how to use the
DS2151Q in FDL and SLC-96 applications is covered in a separate application note. Also, contact the
factory for C code software that implements both ANSI T1.403 and AT&T TR54016.
RFDL: RECEIVE FDL REGISTER (Address = 28 Hex)
(MSB)
(LSB)
RFDL7
RFDL6
RFDL5
RFDL4
RFDL3
RFDL2
RFDL1
RFDL0
SYMBOL
POSITION
NAME AND DESCRIPTION
RFDL7
RFDL.7
MSB of the Received FDL Code
RFDL0
RFDL.0
LSB of the Received FDL Code
The Receive FDL Register (RFDL) reports the incoming Facility Data Link (FDL) or the incoming Fs
bits. The LSB is received first.
相關(guān)PDF資料
PDF描述
DS2152L+ IC TXRX T1 1CHIP ENHNCD 100-LQFP
DS2153Q-A7+T&R IC TXRX E1 1-CHIP 5V 44-PLCC
DS2154LNA2+ IC TXRX E1 5V 100-LQFP
DS2154L IC TXRX E1 1CHIP 5V ENH 100-LQFP
DS2155LN IC TXRX T1/E1/J1 1-CHIP 100-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2151QN/T&R+ 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel
DS2151QN/T&R 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2151QNB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2151QNB/T&R 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B IND - Tape and Reel
DS2151QNB/T&R 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray