- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97868 > DS2151Q (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PQCC44 PDF資料下載
參數(shù)資料
| 型號： | DS2151Q |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 7/47頁 |
| 文件大?。?/td> | 413K |
| 代理商： | DS2151Q |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
MAX1464
Low-Power, Low-Noise Multichannel
Sensor Signal Processor
15
Maxim Integrated
Single-ended inputs can be converted by either channel
1 or 2 by initiating a conversion on the appropriate chan-
nel with the SE[3:0] bits set to the desired single-ended
input (Table 7). Several of the single-ended signals are
converted with a fixed gain. The reduced gain of 0.7V/V
allows signals at or near the supply rails to be converted
without concern of saturation. Other single-ended signals
can be converted with the full selectable PGA gain range.
Programmable-Gain Amplifier
The gain of the differential inputs and several
single-ended inputs can be set to values between
0.99V/V to 244V/V as shown in Table 14. The PGA bits
are set in ADC_Config_nA where n = 1, 2, or T. The gain
setting must be selected prior to initiating a conversion.
ADC Conversion Time and Resolution
The ADC conversion time is a function of the selected
resolution, ADC clock (fADC), and system clock frequen-
cy (fCLK). The resolution can be selected from 9 bits to 16
bits in the ADC_Config_nA (where n = 1, 2, or T) register
by bits RESn[2:0]. The lower resolution settings (9 bit)
convert faster than the higher resolution settings (16 bit).
The ADC clock fADC is derived from the primary system
clock fCLK by a prescalar divisor. The divisor can be set
from 4 to 512, producing a range of fADC from 1MHz
down to 7.8125kHz when fCLK is operating at 4.0MHz.
Other values of fCLK produce other scaled values of
fADC. See Tables 15 and 16.
Systems operating with very low power consumption
benefit from the reduced fADC clock rate. Slower clock
speeds require less operating current. Systems operat-
ing from a larger power consumption budget can use
the highest fADC clock rate to improve speed perfor-
mance over power performance.
The ADC conversion times for various resolution and
clock-rate settings are summarized in Table 17. The
conversion time is calculated by the formula:
tCONVERT = (no. of fADC clocks per conversion) /
fADC
INP1
INM1
INP2
INM2
CO
DAC
REF
TEMPERATURE
SENSOR
VBG
VDD
4 x VBG
2 x VREF
ADC
INMn
VBG
OUTnSM
OUTnLG
VDD
VSS
DACnOUT VIA OUTnSM
INPn
1
2
3
4
5
6
7
8
9
NO.
SINGLE-ENDED
DACnOUT VIA OUTnLG
00h
ADC_Control
08h
ADC_Config_TA
07h
ADC_Data_T
06h
ADC_Config_2B
09h
ADC_Config_TB
02h
ADC_Config_1A
05h
ADC_Config_2A
04h
ADC_Data_2
03h
01h
ADC_Data_1
ADC_Config_1B
PGA
VSS
M
U
X
Figure 4. ADC Module
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS229S | LINE TRANSCEIVER, PDSO20 |
| DS232AE | LINE TRANSCEIVER, PDSO20 |
| DS232AR | LINE TRANSCEIVER, PDSO16 |
| DS232AR-N | LINE TRANSCEIVER, PDSO16 |
| DS232AS-N | LINE TRANSCEIVER, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2151Q/T&R | 制造商:Maxim Integrated Products 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC |
| DS2151Q/T&R | 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| DS2151QB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2151QB/T&R | 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B T&R - Tape and Reel |
| DS2151QB/T&R+ | 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。