- 您現(xiàn)在的位置：買賣IC網 > PDF目錄97868 > DS2151Q (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PQCC44 PDF資料下載
參數(shù)資料
| 型號： | DS2151Q |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 37/47頁 |
| 文件大?。?/td> | 413K |
| 代理商： | DS2151Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
MAX1464
Low-Power, Low-Noise Multichannel
Sensor Signal Processor
42
Maxim Integrated
CR
DESCRIPTION
CPU HALTED
0000
Write 16-bit DHR contents into the CPU port specified by PFAR[3:0].
No (Note 17)
0001
Write 8-bit DHR[7:0] contents into FLASH memory location specified by PFAR[11:0].
Yes
0010
Read 16-bit CPU port specified by PFAR[3:0] into DHR.
No (Note 17)
0011
Read 8-bit FLASH location specified by PFAR[11:0] into DHR[7:0].
Yes
0100
Read 16-bit CPU accumulator register (A) into DHR.
Yes
0101
Read 8-bit FLASH location specified by the CPU program counter (PC) (CPU instruction or data) to
DHR[7:0].
Yes
0110
Read 16-bit CPU PC to DHR.
Yes
0111
Halt the CPU.
No
1000
Start the CPU, i.e., clear the HALT CPU bit from the current PC location.
Yes
1001
Single step the CPU. Only one CPU clock cycle is executed.
Yes
1010
Reset the PC to zero.
Yes
1011
Reset the modules, FLASH controller, and CPU registers D, E, F.
Yes
1100
No operation.
—
1101
Erase a 64-byte “page” of FLASH as specified by PFAR[11:6].
Yes
1110
Erase the entire FLASH partition (4kB, PS0, or 128 bytes, PS1).
Yes
1111
Change from FLASH partition PS0 to FLASH partition PS1 (128 byte auxiliary). A subsequent halt
CPU command resets the partition selection back to PS0.
Yes
Table 39. Command Register (CR) Decoding
Note 17: Reading and writing the CPU ports by the serial interface is allowed while the CPU is executing its program. In the case of
simultaneous access of the ports by both the CPU and the serial interface, the CPU has priority. Although this procedure is
allowed, it is not recommended, as the serial interface may change values previously written by the CPU. If a “snapshot”
of the ports and module register contents is required while the CPU is running, halt the CPU, read the contents of the ports
and/or module registers, and restore the original port/module register values prior to starting the CPU again.
IRSA[3:0]
REGISTER
NIBBLE
ADDRESSED
DESCRIPTION
0000
DHR[3:0]
Write IRSD[3:0] to DHR[3:0].
0001
DHR[7:4]
Write IRSD[3:0] to DHR[7:4].
0010
DHR[11:8]
Write IRSD[3:0] to DHR[11:8].
0011
DHR[15:12]
Write IRSD[3:0] to DHR[15:12].
0100
PFAR[3:0]
Write IRSD[3:0] to PFAR[3:0].
0101
PFAR[7:4]
Write IRSD[3:0] to PFAR[7:4].
0110
PFAR[11:8]
Write IRSD[3:0] to PFAR[11:8].
0111
PFAR[15:12]
Write IRSD[3:0] to PFAR[15:12].
1000
CR[3:0]
Write IRSD[3:0] to CR[3:0].
1001
IMR[3:0]
Write IRSD[3:0] to IR[3:0].
1010–1110
—
Unused.
Table 38. Internal Register Set Address
(IRSA) Decoding
相關PDF資料 |
PDF描述 |
|---|---|
| DS229S | LINE TRANSCEIVER, PDSO20 |
| DS232AE | LINE TRANSCEIVER, PDSO20 |
| DS232AR | LINE TRANSCEIVER, PDSO16 |
| DS232AR-N | LINE TRANSCEIVER, PDSO16 |
| DS232AS-N | LINE TRANSCEIVER, PDSO16 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS2151Q/T&R | 制造商:Maxim Integrated Products 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC |
| DS2151Q/T&R | 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS 產品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:* |
| DS2151QB | 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2151QB/T&R | 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B T&R - Tape and Reel |
| DS2151QB/T&R+ | 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。