參數(shù)資料
型號: DS2149QN+T&R
廠商: Maxim Integrated Products
文件頁數(shù): 31/32頁
文件大?。?/td> 0K
描述: IC LIU T1/J1 5V 28-PLCC
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 500
類型: 線路接口裝置(LIU)
規(guī)程: T1/J1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 28-PLCC(11.51x11.51)
包裝: 帶卷 (TR)
DS2149
8 of 32
PIN
NAME
I/O
FUNCTION
17
L3
I
LBO3. LBO0 through LBO3 are used to select transmitter output pulse, and receiver
gain.
18
NLOOP
O
Network Loopback Active. Output high when RLB is activated by in-band loop-up
command present for 5 seconds. Output is reset when RLP is deactivated by in-band
loop-down command present for 5 seconds. Activation of remote loopback through
hardware pin 26 or control bit RLB releases the NLOOP output.
19/
20
RTIP/
RRING
I
Receive Tip and Ring. Analog inputs for clock recovery circuitry. These pins connect
through a 1:1 transformer to the line (Section 6).
21
VDD
Positive Supply. 5V ±5%. See also VSM pin 10.
22
VSS
Signal Ground
L0
LBO0. LBO0 through LBO3 are used to select transmitter output pulse, and receiver
gain.
23
INT
I/O
INT. Used to alert the host when one or more bits are set in the status register.
L1
LBO1. LBO0 through LBO3 are used to select transmitter output pulse, and receiver
gain.
24
SDI
I
Serial Data Input. Input for serial address and data stream. Sampled on rising of
SCLK.
L2
LBO2. LBO0 through LBO3 are used to select transmitter output pulse, and receiver
gain.
25
SDO
O
Serial Data Output. Updated on falling edge of SCLK if CLKE is connected high.
Updated on rising edge of SCLK if CLKE is connected low. SDO is high-Z during
write cycle or when CS is high.
RLB
Remote Loopback. Used to invoke remote loopback. When held high, the transmitter
inputs are ignored and inbound data received at RTIP and RRING is routed to the
transmitter outputs, TTIP and TRING and transmitted at the inbound recovered clock
rate.
NLB
Network Loopback. Enables network loopback detection when RLB floats.
26
CS
I2
Chip Select. Must be low to read or write to the device.
CS is an active-low signal.
LLB
Local Loopback. Used to invoke local loopback. When held high, digital inputs
TPOS and TNEG are looped back to RPOS and RNEG, through the jitter attenuator
if enabled. Floating this input invokes analog loopback. The analog output signal at
TTIP and TRING is routed to the receive inputs RTIP and RRING.
27
SCLK
I2
Serial Clock Input. Input clock to operate serial port. Max clock rate, 2.048MHz.
TAIS
Transmit AIS. Input high forces transmitter to output unframed all ones. Unavailable
in remote loopback.
QRSS
QRSS. Floating this pin enables QRSS pattern generator and detector. Input low
enables normal transmission of data.
28
CLKE
I2
Clock Edge Select
0 = Update RNEG/RPOS on falling edge of RCLK, SDO updated on rising edge of
SCLK.
1 = Update RNEG/RPOS on rising edge of RCLK, SDO updated on falling edge of
SCLK.
Note 1: G.703 requires an accuracy of ±50ppm for T1. TR62411 and ANSI specifications require an accuracy of ±32ppm for T1 interfaces.
Note 2: Input pins have three operating modes.
相關(guān)PDF資料
PDF描述
D38999/24WG41SE CONN RCPT 41POS JAM NUT W/SCKT
MS27497E24B61SD CONN RCPT 61POS WALL MNT W/SCKT
MAX562CAI+ IC SRL INTRFC FOR NOTEBK 28-SS0P
MS27484E24F61PA CONN PLUG 61POS STRAIGHT W/PINS
DS2149Q+T&R IC LIU T1/J1 5V 28-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS215 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
DS-215 制造商:Power Dynamics Inc 功能描述:
DS2151 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:T1 Single-Chip Transceiver
DS2151DK 功能描述:KIT TRANSCEIVER T1 DESIGN DS2151 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時(shí)/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
DS2151K 功能描述:IC TXRX T1 1-CHIP 5V 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*