參數(shù)資料
型號(hào): DS2149QN+T&R
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 14/32頁(yè)
文件大小: 0K
描述: IC LIU T1/J1 5V 28-PLCC
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 500
類型: 線路接口裝置(LIU)
規(guī)程: T1/J1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 28-PLCC(11.51x11.51)
包裝: 帶卷 (TR)
DS2149
21 of 32
Figure 10-1. Loopbacks in the DS2149 Block Diagram
10.2Internal Pattern Generation and Detection
10.2.1 Transmit Alarm-Indication Signal (TAIS)
When TAIS is enabled (set TAIS in CR2, or pulling the TAIS pin high), the transmitter inputs
TPOS/TNEG and TDATA are ignored and the devices transmits unframed all ones at the transmitter
outputs at the TCLK frequency. If TCLK is not present, then the device uses MCLK to transmit. Both
TAIS and LLB can be enabled at the same time. The transmitter input data is looped back to the receiver
outputs through the jitter attenuator if enabled and the unframed all ones pattern is transmitted at TTIP
and TRING.
10.2.2 Quasirandom Signal Source (QRSS)
The QRSS data pattern is described in AT&T 62411. The pattern is represented by the polynomial 220- 1
with the additional requirement that no more than 14 consecutive 0s be present in the pattern. When
QRSS is enabled (PAT0 = 0 and PAT1 = 1 in CR2 or float the QRSS pin), the data at the transmitter
inputs TPOS/TNEG or TDATA is ignored and replaced by the output of the QRSS pattern generator. In
addition, logic errors can be inserted into the data pattern with a rising edge on the INSLER input pin. If
no logic errors are to be inserted, then the INSLER pin must remain low. If the logic error occurs on the
same clock cycle as a 1 that has been inserted to suppress 15 0s, then the logic error is delayed until the
next clock cycle. The logic error insertion is available in both NRZ and bipolar data modes. Enabling the
QRSS pattern also enables the QRSS detector in the receiver. Pattern synchronization occurs when there
are no errors in 64 bits. When synchronized, the QPD output pin goes low. Once synchronized, an error
in the pattern causes the QPD output to go high for one-half RCLK cycle. In software mode, the level on
the CLKE pin determines the relationship between QPD and RCLK. When CLKE is low, QPD is high
when RCLK is high. When CLKE is high, QPD is high when RCLK is low. The QPD output can be used
to trigger an external bit error counter. When RCL is active or the receiver is not synchronized to the
QRSS pattern, then QPD maintains an output high.
TPOS
TCLK
TNEG
RPOS
RCLK
RNEG
RCL/QPD
NLOOP
TRING
TTIP
RRING
RTIP
MC
LK
Li
ne
D
ri
vers
CSU
F
ilte
rs
Wave
S
h
aping
F
ilte
r
P
e
ak
Detect
Clo
ck
/Da
ta
Recover
y
RCL
De
te
cto
r
T
rans
mi
tA
IS
B8
Z
S
En
co
d
e
r
Logi
cE
rror
Insert
QRS
S
B
8
Z
S
D
e
coder
In-B
and
Lo
op
C
ode
D
e
tecto
r
Jitter
A
ttenuat
or
Local
Loop
back
QRS
S
Detector
VCO/PLL
In
-B
and
Loop
G
en.
AI
S
De
te
ct
o
r
LOT
C
mux
R
e
mote
Lo
opback
相關(guān)PDF資料
PDF描述
D38999/24WG41SE CONN RCPT 41POS JAM NUT W/SCKT
MS27497E24B61SD CONN RCPT 61POS WALL MNT W/SCKT
MAX562CAI+ IC SRL INTRFC FOR NOTEBK 28-SS0P
MS27484E24F61PA CONN PLUG 61POS STRAIGHT W/PINS
DS2149Q+T&R IC LIU T1/J1 5V 28-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS215 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
DS-215 制造商:Power Dynamics Inc 功能描述:
DS2151 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:T1 Single-Chip Transceiver
DS2151DK 功能描述:KIT TRANSCEIVER T1 DESIGN DS2151 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過(guò)時(shí)/停產(chǎn)零件編號(hào) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
DS2151K 功能描述:IC TXRX T1 1-CHIP 5V 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*