- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10306 > CS5524-ASZR (Cirrus Logic Inc)IC ADC 24BIT 4CH 24-SSOP PDF資料下載
參數(shù)資料
| 型號： | CS5524-ASZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 29/56頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 4CH 24-SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 14.8mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個(gè)差分，單極；4 個(gè)差分，雙極 |
| 配用： | 598-1012-ND - EVAL BOARD FOR CS5524 ADC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
CS5521/22/23/24/28
DS317F8
35
conversion words deep. Further note that the type
of conversion(s) performed and the way to access
the resulting data from the FIFO is determined by
the MC (multiple conversion), the LP (loop), the
RC (read convert), and the DP (depth pointer) bits
in the configuration register.
1.4.1 Conversion Protocol
The CS552x offer six different conversion modes,
which can be categorized into two main types of
conversions: one-Setup conversions, which refer-
ence only one Setup, and multiple-Setup conver-
sions, which reference any number of Setups. The
converter can be instructed to perform single con-
versions or repeated conversions (with or without
wait) in either of these modes, using the MC, LP,
and RC bits in the Configuration Register. The MC
bit controls whether the part will do one-Setup or
multiple-Setup conversions. The LP bit controls
whether the part will perform a single or repeated
conversion set. When doing repeated conversion
sets, the RC bit controls whether or not the convert-
er will wait for the data from the current conversion
set to be read before beginning the next conversion
set. The sections that follow further detail the vari-
ous conversion modes.
1.4.1.1 Single, One-Setup Conversion
(LP = 0 MC = 0 RC = X)
In this conversion mode, the ADC will perform a
single conversion, referencing only one Setup, and
return to command mode after the data word has
been fully read. The 8-bit command word contains
the CSRP bits, which instruct the converter which
Setup to use when performing the conversion.
To perform a single, one-Setup conversion, the MC
and LP bits in the Configuration Register must be
set to '0'. Then, the 8-bit command word that refer-
ences the desired Setup must be sent to the convert-
er. The ADC will then perform a single conversion
on the referenced Setup, and SDO will fall to indi-
cate that the conversion is complete. Thirty-two
SCLKs are then needed to read the conversion
word from the data register. The first 8 SCLKs are
used to clear the SDO flag. During the last 24
SCLKs, the data word will be output from the con-
verter on the SDO line. The part returns to com-
mand mode immediately after the data word has
been read, where it waits for the next command to
be issued.
1.4.1.2 Repeated One-Setup Conversions with-
out Wait
(LP = 1 MC = 0 RC = 0)
In this conversion mode, the ADC will repeatedly
perform conversions, referencing only one Setup.
The 8-bit command word contains the CSRP bits,
which instruct the converter which Setup to use
when performing the conversion. Note that in this
mode, the part will continually perform conver-
sions, and the user need not read every conversion
as it becomes available. Although conversions can
be read whenever they are needed, they must be
read within one conversion cycle (defined by the
referenced Setup), as the data word will be over-
written when new conversion data becomes avail-
able. The SDO line rises and falls to indicate the
availability of new conversion data. When new
data is available, the current conversion data will
be lost, or in the case that the user has only read a
part of the conversion word, the remainder of the
conversion word will be corrupted.
To perform repeated, one-Setup conversions with
no wait, the MC bit must be set to '0', the LP bit
must be set to '1', and the RC bit must be set to '0'
in the Configuration Register. Then, the 8-bit com-
mand word that references the desired Setup must
be sent to the converter. The ADC will then begin
performing conversions on the referenced Setup,
and SDO will fall to indicate when a conversion is
complete, and data is available. Thirty-two SCLKs
are then needed to read the conversion word from
the data register. The first 8 SCLKs are used to
clear the SDO flag. During the last 24 SCLKs, the
data word will be output from the converter on the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/26MB5BA | CONN HSG PLUG 5POS STRGHT SCKT |
| VI-2NM-CU-S | CONVERTER MOD DC/DC 10V 200W |
| D38999/24WH21SNLC | CONN HSG RCPT 21POS JAM NUT SCKT |
| T 3362 010 | CONN CIR RCPT MALE 5POS PNL MNT |
| LTC1404CS8#TRPBF | IC A/D CONV 12BIT W/SHTDN 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5525 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit/20-bit, Multi-range ADC with 4-bit Latch |
| CS5525_05 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit/20-bit, Multi-range ADC with 4-bit Latch |
| CS5525-AP | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5525-AS | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit Delta Sigma Multi-Range ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5525-ASZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit Delta Sigma Multi-Range ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。